A simple digital waveform viewer with vi-like key bindings.
☆146Mar 7, 2025Updated last year
Alternatives and similar repositories for dwfv
Users that are interested in dwfv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated 2 years ago
- converts ValueChangeDump-Files (vcd) to tikz-timing-diagrams☆17Nov 19, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Sep 22, 2026Updated 3 weeks ago
- A command-line tool for displaying vcd waveforms.☆72Feb 19, 2024Updated 2 years ago
- VCD file (Value Change Dump) command line viewer☆122Nov 9, 2025Updated 11 months ago
- download the macOS SDK legally without an Apple account☆12Jun 1, 2023Updated 3 years ago
- Experiments with self-synchronizing LFSR scramblers☆17Oct 11, 2020Updated 6 years ago
- Sticky sticky PCI☆10Oct 25, 2018Updated 7 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 3 months ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 8, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- anticanonicalize is a tool which runs a command with the current working directory set to an "unreachable" version of the directory.☆16Feb 21, 2026Updated 7 months ago
- Experiments with Yosys cxxrtl backend☆49Jan 16, 2025Updated last year
- ☆16Jun 13, 2021Updated 5 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Dec 14, 2020Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆46May 25, 2025Updated last year
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆31Sep 25, 2026Updated 2 weeks ago
- Verilator Porcelain☆48Nov 7, 2023Updated 2 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- Python wrapper for verilator model☆96Feb 10, 2024Updated 2 years ago
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆51Dec 30, 2024Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- memory-mapped registers for x86_64 systems☆37May 18, 2021Updated 5 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- SNES for MiSTer☆17Sep 5, 2025Updated last year
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 6 years ago
- A Binary Ninja plugin providing a set of BinaryViews for loading Motorola SREC, Intel HEX, and TI-TXT "hex" files☆10Sep 5, 2024Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Oct 8, 2026Updated last week
- Documenting Lattice's 28nm FPGA parts☆155Jul 19, 2026Updated 2 months ago