psurply / dwfvView external linksLinks
A simple digital waveform viewer with vi-like key bindings.
☆143Mar 7, 2025Updated 11 months ago
Alternatives and similar repositories for dwfv
Users that are interested in dwfv are comparing it to the libraries listed below
Sorting:
- PicoRV☆43Feb 19, 2020Updated 5 years ago
- Read and write VCD (Value Change Dump) files in Rust☆45Feb 27, 2024Updated last year
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Aug 10, 2021Updated 4 years ago
- ☆16Jun 13, 2021Updated 4 years ago
- converts catgirls to gds files☆15May 24, 2021Updated 4 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Jan 21, 2026Updated 3 weeks ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- memory-mapped registers for x86_64 systems☆35May 18, 2021Updated 4 years ago
- Cache & In-Memory optimizations for Rust, revived from the slabs of Sumer.☆30Feb 22, 2020Updated 5 years ago
- A Binary Ninja plugin providing a set of BinaryViews for loading Motorola SREC, Intel HEX, and TI-TXT "hex" files☆10Sep 5, 2024Updated last year
- Building and deploying container images for open source electronic design automation (EDA)☆120Oct 3, 2024Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated 11 months ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 8 months ago
- Reduced Embeddable More Or Less Tcl☆11Feb 6, 2025Updated last year
- Documenting Lattice's 28nm FPGA parts☆148Jan 26, 2026Updated 2 weeks ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- A SystemVerilog Language Server☆193Nov 30, 2025Updated 2 months ago
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆426Apr 20, 2022Updated 3 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 12 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 4 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Dec 30, 2024Updated last year
- SystemVerilog language server☆560Updated this week
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- Board and connector definition files for nMigen☆30Sep 22, 2020Updated 5 years ago
- An HDL embedded in Rust.☆202Nov 15, 2023Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆442Sep 6, 2025Updated 5 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Cyclone V bitstream reverse-engineering project☆130Oct 19, 2023Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated 3 weeks ago
- A Just-In-Time Compiler for Verilog from VMware Research☆24Dec 14, 2020Updated 5 years ago
- A newtype with alignment of at least `A` bytes☆34Dec 15, 2025Updated last month