psurply / dwfv
A simple digital waveform viewer with vi-like key bindings.
☆140Updated last month
Alternatives and similar repositories for dwfv:
Users that are interested in dwfv are comparing it to the libraries listed below
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆44Updated 3 months ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- An HDL embedded in Rust.☆197Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆59Updated this week
- VHDL Language Support for VSCode☆65Updated 3 weeks ago
- A hardware compiler based on LLHD and CIRCT☆256Updated last year
- Verilator Porcelain☆48Updated last year
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆42Updated 3 weeks ago
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- End-to-end synthesis and P&R toolchain☆81Updated 3 weeks ago
- Board definitions for Amaranth HDL☆112Updated 3 weeks ago
- PicoRV☆44Updated 5 years ago
- Turn WaveDrom timing diagrams into ASCII art☆156Updated last year
- VCD file (Value Change Dump) command line viewer☆116Updated 2 years ago
- Rust on the Zynq UltraScale+ MPSoC☆39Updated 5 years ago
- Experimental flows using nextpnr for Xilinx devices☆232Updated 6 months ago
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆43Updated 3 years ago
- ☆77Updated last year
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- The LLHD reference simulator.☆37Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆119Updated 8 years ago
- A SystemVerilog Language Server☆166Updated 3 weeks ago
- A dependency management tool for hardware projects.☆292Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆135Updated 2 weeks ago
- CoreScore☆149Updated 2 months ago
- Naive Educational RISC V processor☆80Updated 6 months ago