Alternatives and similar repositories for dwfv

Users that are interested in dwfv are comparing it to the libraries listed below

• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 3 years ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆47Updated 6 months ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆67Updated 3 months ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆143Updated last year
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆117Updated 3 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 9 months ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆199Updated last year
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆261Updated 2 weeks ago
• djg / verilated-rs
  Verilator Porcelain
  ☆47Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆76Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆244Updated 9 months ago
• wifasoi / WaveDromTikZ
  An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.
  ☆44Updated 3 years ago
• prjunnamed / prjunnamed
  End-to-end synthesis and P&R toolchain
  ☆86Updated this week
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆95Updated 2 months ago
• olofk / corescore
  CoreScore
  ☆158Updated 5 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆138Updated 3 months ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆49Updated last month
• pepijndevos / rust-litex-hal
  A Rust embedded HAL crate for LiteX cores
  ☆30Updated last month
• pieter3d / simview
  ☆79Updated last year
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆40Updated 2 years ago
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• regymm / GenZ
  The open-source Zynq 7000 BSP generator for openXC7
  ☆38Updated 5 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆312Updated last week
• japaric / ultrascale-plus
  Rust on the Zynq UltraScale+ MPSoC
  ☆42Updated 6 years ago
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆161Updated 10 months ago
• wavedrom / cli
  CLI for WaveDrom
  ☆62Updated last year
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• Wren6991 / asciiwave
  Turn WaveDrom timing diagrams into ASCII art
  ☆159Updated last year