psurply / dwfv
A simple digital waveform viewer with vi-like key bindings.
☆130Updated last year
Related projects ⓘ
Alternatives and complementary repositories for dwfv
- Read and write VCD (Value Change Dump) files in Rust☆41Updated 8 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆42Updated 8 months ago
- System on Chip toolkit for Amaranth HDL☆84Updated last month
- VHDL Language Support for VSCode☆53Updated 2 months ago
- Documenting Lattice's 28nm FPGA parts☆142Updated 10 months ago
- Board definitions for Amaranth HDL☆107Updated last month
- ☆76Updated 8 months ago
- Experimental flows using nextpnr for Xilinx devices☆213Updated last month
- Verilator Porcelain☆38Updated last year
- CoreScore☆139Updated 2 months ago
- Small footprint and configurable Ethernet core☆216Updated last month
- CLI for WaveDrom☆61Updated 9 months ago
- Language server based on ghdl☆91Updated 11 months ago
- Naive Educational RISC V processor☆74Updated last month
- 👾 Design ∪ Hardware☆72Updated 2 weeks ago
- A dependency management tool for hardware projects.☆254Updated last month
- PicoRV☆43Updated 4 years ago
- A JSON library implemented in VHDL.☆76Updated 2 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆170Updated last month
- Rust Test Bench - write HDL tests in Rust.☆22Updated last year
- An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.☆41Updated 2 years ago
- SystemVerilog linter☆317Updated 2 months ago
- Graded exercises for nMigen (WIP)☆55Updated 3 years ago
- An HDL embedded in Rust.☆194Updated last year
- GDB server to debug CPU simulation waveform traces☆41Updated 2 years ago
- VCD file (Value Change Dump) command line viewer☆111Updated last year
- The Critical Path - a rambly FPGA blog☆49Updated 4 years ago
- A SystemVerilog source file pickler.☆52Updated last month