Alternatives and similar repositories for dwfv:

Users that are interested in dwfv are comparing it to the libraries listed below

• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆42Updated 11 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆142Updated last year
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆57Updated last month
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 3 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated last month
• pieter3d / simview
  ☆76Updated 10 months ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆90Updated last year
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆108Updated last month
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆170Updated 3 weeks ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆254Updated last year
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆223Updated 3 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆42Updated last year
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆113Updated 2 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆277Updated last month
• yupferris / kaze
  An HDL embedded in Rust.
  ☆196Updated last year
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated 11 months ago
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆308Updated 3 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆73Updated 2 months ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆220Updated last week
• gatecat / TrellisBoard
  Ultimate ECP5 development board
  ☆103Updated 5 years ago
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆77Updated 3 months ago
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆101Updated 4 months ago
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆77Updated 2 years ago
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆110Updated last year
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆294Updated 3 years ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆151Updated last month
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆198Updated 7 months ago