cbalint13 / e-verestLinks
EVEREST: e-Versatile Research Stick for peoples
☆36Updated 2 years ago
Alternatives and similar repositories for e-verest
Users that are interested in e-verest are comparing it to the libraries listed below
Sorting:
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- I want to learn [n]Migen.☆44Updated 5 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆60Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆72Updated 2 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- CRUVI Standard Specifications☆20Updated last year
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆32Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆43Updated last year
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year
- PMOD boards for ULX3S☆46Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Open source Logic Analyzer based on LiteX SoC☆26Updated 8 months ago
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆34Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆42Updated 5 years ago
- ☆45Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- My pergola FPGA projects☆30Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago