cbalint13 / e-verestLinks
EVEREST: e-Versatile Research Stick for peoples
☆36Updated 2 years ago
Alternatives and similar repositories for e-verest
Users that are interested in e-verest are comparing it to the libraries listed below
Sorting:
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 8 months ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 6 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆68Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 9 months ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆80Updated 3 years ago
- ☆22Updated 3 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆38Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- PicoRV☆44Updated 5 years ago
- Small footprint and configurable SPI core☆42Updated 2 weeks ago
- My pergola FPGA projects☆30Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- PMOD boards for ULX3S☆44Updated last year
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆65Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆67Updated 3 months ago
- Board definitions for Amaranth HDL☆117Updated 3 months ago
- ☆44Updated 4 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- ☆45Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Change part number or package in a Xilinx 7-series FPGA bitstream☆39Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago