EVEREST: e-Versatile Research Stick for peoples
☆36Apr 12, 2023Updated 2 years ago
Alternatives and similar repositories for e-verest
Users that are interested in e-verest are comparing it to the libraries listed below
Sorting:
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- ECP5 FPGA DEV BOARD☆10Apr 19, 2021Updated 4 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆92Nov 7, 2024Updated last year
- Utilities for the ECP5 FPGA☆17Aug 5, 2021Updated 4 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- Space CACD☆11Oct 16, 2019Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Feb 25, 2026Updated last week
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- ice40 USB Analyzer☆57Aug 8, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆50Jan 16, 2025Updated last year
- VexRiscV system with GDB-Server in Hardware☆21Jul 5, 2023Updated 2 years ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated last year
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 7 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- Bitstream relocation and manipulation tool.☆51Feb 20, 2026Updated last week
- A dev board designed to facilitate the development of USB firmware for STM32☆30Jul 2, 2024Updated last year
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- IceCore Ice40 HX based modular core☆47Jan 23, 2021Updated 5 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- rust ftdi ft60x libusb driver☆16Dec 16, 2020Updated 5 years ago
- Lattice ECP5 variant of SD2SNES☆19Feb 18, 2021Updated 5 years ago
- Logicbone ECP5 Development Board☆123Jun 27, 2020Updated 5 years ago
- ☆30Dec 22, 2020Updated 5 years ago
- Yet Another VHDL tool☆30May 15, 2017Updated 8 years ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆28Updated this week
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago