cbalint13 / e-verestLinks
EVEREST: e-Versatile Research Stick for peoples
☆36Updated 2 years ago
Alternatives and similar repositories for e-verest
Users that are interested in e-verest are comparing it to the libraries listed below
Sorting:
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated 11 months ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆84Updated 4 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 10 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆67Updated 2 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆96Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- PicoRV☆43Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Nitro USB FPGA core☆86Updated last year
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- ☆43Updated 2 years ago
- ☆45Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- ☆29Updated 4 years ago
- PMOD boards for ULX3S☆45Updated 2 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆40Updated 5 years ago
- Small footprint and configurable SPI core☆45Updated last week
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- WCH CH569 SerDes Reverse Engineering☆27Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- ☆22Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago