BilkentCompGen / GateKeeper
GateKeeper: Fast Alignment Filter for DNA Short Read Mapping
☆18Updated 5 years ago
Related projects: ⓘ
- Shouji is fast and accurate pre-alignment filter for banded sequence alignment calculation. Described in the Bioinformatics journal paper…☆16Updated 5 years ago
- Source code for the software implementations of the GenASM algorithms proposed in our MICRO 2020 paper: Senol Cali et. al., "GenASM: A Hi…☆30Updated last year
- A benchmark suite to study the performance characteristics of genomics applications☆29Updated 10 months ago
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆12Updated 2 years ago
- AIM, A Framework for High-throughput Sequence Alignment using Real Processing-in-Memory Systems, Bioinformatics, btad155, https://doi.or…☆19Updated last year
- generating hardware accelerators for pangenomic graph queries☆24Updated last week
- Darwin: A co-processor for long read alignment☆16Updated 5 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆12Updated 2 months ago
- VASim is a virtual homogeneous non-deterministic finite automata automata simulator and transformation tool. VASim can parse, transform, …☆34Updated 4 months ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆16Updated last year
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 6 years ago
- High-performance automata-processing engines are traditionally evaluated using a limited set of regular expression rulesets. While regula…☆32Updated 10 months ago
- Falcon Merlin Compiler☆38Updated 4 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆17Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated last year
- ☆15Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 4 years ago
- ☆9Updated 9 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆9Updated last year
- ☆27Updated 5 years ago
- ☆18Updated 3 years ago
- Image Registration on FPGAs☆19Updated 2 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 3 weeks ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆14Updated 4 years ago
- Architect's workbench☆9Updated 8 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆46Updated last month