Verilator open-source SystemVerilog simulator and lint system
☆43Aug 12, 2026Updated this week
Alternatives and similar repositories for verilator
Users that are interested in verilator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Extended and external tests for Verilator testing☆19Updated this week
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆33Dec 9, 2021Updated 4 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆15Nov 16, 2022Updated 3 years ago
- coursier CLI launchers☆15Jun 22, 2026Updated last month
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆62Oct 1, 2023Updated 2 years ago
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 6 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆10Nov 2, 2023Updated 2 years ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- ☆15May 24, 2025Updated last year
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- ☆223May 30, 2026Updated 2 months ago
- POC code on side channel attack, including spectre attack and meltdown; verified on the BOOMv3 (smallBoomconfig)☆15Mar 3, 2022Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆341Dec 11, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆387Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆85Mar 10, 2018Updated 8 years ago
- UVM examples☆14May 1, 2015Updated 11 years ago
- VeeR EH2 core☆275Jul 20, 2026Updated 3 weeks ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 2 years ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- SystemVerilog、Verilog、UVM☆16Jun 23, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Core Components for the Gaudi-based Key4hep Framework☆14Updated this week
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- OmniXtend cache coherence protocol☆85Jun 10, 2025Updated last year
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- ☆41Oct 26, 2021Updated 4 years ago