chipsalliance / verilatorLinks
Verilator open-source SystemVerilog simulator and lint system
☆39Updated this week
Alternatives and similar repositories for verilator
Users that are interested in verilator are comparing it to the libraries listed below
Sorting:
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 9 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆137Updated 3 weeks ago
- Logic synthesis and ABC based optimization☆49Updated last week
- Generic Register Interface (contains various adapters)☆123Updated last month
- Generic FIFO implementation with optional FWFT☆59Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- ideas and eda software for vlsi design☆50Updated 3 weeks ago
- RISC-V Verification Interface☆97Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Updated 8 months ago
- An Open-Source Design and Verification Environment for RISC-V☆83Updated 4 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆168Updated 7 months ago
- Running Python code in SystemVerilog☆70Updated last month
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆96Updated last year
- Generate UVM register model from compiled SystemRDL input☆57Updated 10 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆151Updated last week
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- Connecting SystemC with SystemVerilog☆41Updated 13 years ago
- Announcements related to Verilator☆39Updated 5 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆61Updated 2 weeks ago
- Examples and reference for System Verilog Assertions☆86Updated 8 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Home of the Advanced Interface Bus (AIB) specification.☆53Updated 2 years ago