black-parrot / black-parrot-simLinks
☆11Updated last month
Alternatives and similar repositories for black-parrot-sim
Users that are interested in black-parrot-sim are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated 3 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆43Updated 8 months ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- ☆33Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆49Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆26Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Public release☆51Updated 5 years ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- SRAM☆22Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 11 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- ☆20Updated 2 years ago