black-parrot / black-parrot-simLinks
☆12Updated last month
Alternatives and similar repositories for black-parrot-sim
Users that are interested in black-parrot-sim are comparing it to the libraries listed below
Sorting:
- Public release☆56Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- ☆27Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆27Updated last year
- ☆53Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆27Updated last month
- DUTH RISC-V Microprocessor☆20Updated 9 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- ☆36Updated 6 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆18Updated 9 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 2 months ago
- BlackParrot on Zynq☆47Updated 6 months ago
- ☆78Updated 10 years ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 7 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆62Updated 3 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year