black-parrot / black-parrot-sim
☆12Updated 3 months ago
Alternatives and similar repositories for black-parrot-sim:
Users that are interested in black-parrot-sim are comparing it to the libraries listed below
- ☆26Updated 5 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆22Updated 6 months ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- ☆25Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- ☆31Updated 5 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- Public release☆50Updated 5 years ago
- ☆57Updated last year
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- An integrated CGRA design framework☆87Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated last week
- gem5 repository to study chiplet-based systems☆70Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 5 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆24Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last week
- ☆41Updated 6 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- Project repo for the POSH on-chip network generator☆44Updated last week
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago