Alternatives and similar repositories for freedom-u-sdk

Users that are interested in freedom-u-sdk are comparing it to the libraries listed below

• riscv / meta-riscv
  OpenEmbedded/Yocto layer for RISC-V Architecture
  ☆409Updated last week
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆114Updated 2 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆492Updated last week
• riscvarchive / riscv-gcc
  ☆372Updated 2 years ago
• riscvarchive / riscv-software-list
  The RISC-V software tools list, as seen on riscv.org
  ☆473Updated 4 years ago
• riscv-collab / riscv-openocd
  Fork of OpenOCD that has RISC-V support
  ☆496Updated 3 weeks ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆664Updated 3 weeks ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆280Updated last week
• westerndigitalcorporation / RISC-V-Linux
  This repository provides a Linux kernel bootable on RISC-V boards from SiFive
  ☆169Updated 5 years ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆195Updated 3 weeks ago
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆165Updated last month
• riscvarchive / riscv-wiki
  ☆248Updated 8 years ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆152Updated last week
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆125Updated 2 years ago
• embench / embench-iot
  The main Embench repository
  ☆292Updated last year
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆202Updated last year
• riscv / riscv-crypto
  RISC-V cryptography extensions standardisation work.
  ☆395Updated last year
• riscv / riscv-plic-spec
  PLIC Specification
  ☆149Updated 2 months ago
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆214Updated last year
• riscv / riscv-aia
  ☆96Updated 2 months ago
• riscv-non-isa / riscv-arch-test
  ☆599Updated this week
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆202Updated 4 years ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆371Updated last year
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆86Updated last year
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆172Updated 9 years ago
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆387Updated 6 years ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆219Updated 5 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆556Updated 2 months ago