stffrdhrn / uartLinks
Verilog uart receiver and transmitter modules for De0 Nano
☆18Updated 10 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 5 years ago
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Simple RS232 UART☆12Updated 9 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 8 months ago
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- DECA Altera Max 10 FPGA Labs☆12Updated 9 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- IP submodules, formatted for easier CI integration☆30Updated last year
- Enigma in FPGA☆29Updated 6 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- PS2 interface☆19Updated 7 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- AES☆14Updated 2 years ago
- Cortex-M0 DesignStart Wrapper☆19Updated 5 years ago
- Various projects of SPI loader module for xilinx fpga☆31Updated 4 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆15Updated last month
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- RISC-V RV32I CPU written in verilog☆10Updated 5 years ago
- Control a MIPI Camera over I2C☆22Updated 5 years ago
- A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.☆13Updated 8 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆55Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- JTAG Hardware Abstraction Library☆36Updated last year
- Example Hazard3 + OpenDAP RISC-V SWD SoC integration☆9Updated 2 years ago