stffrdhrn / uartLinks
Verilog uart receiver and transmitter modules for De0 Nano
☆18Updated 10 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- IP submodules, formatted for easier CI integration☆30Updated 3 weeks ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆18Updated 11 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- Extensible FPGA control platform☆61Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- Various projects of SPI loader module for xilinx fpga☆33Updated 5 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆19Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- USB Full Speed PHY☆46Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated 2 weeks ago
- AES☆14Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆17Updated 3 years ago
- PCIe analyzer experiments☆62Updated 5 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆50Updated 11 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- ☆18Updated 5 years ago