stffrdhrn / uart
Verilog uart receiver and transmitter modules for De0 Nano
☆17Updated 9 years ago
Related projects: ⓘ
- Wishbone controlled I2C controllers☆40Updated 6 months ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Dual RISC-V DISC with integrated eFPGA☆15Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆14Updated last week
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆26Updated 4 years ago
- A wishbone controlled FM transmitter hack☆21Updated 8 months ago
- Example code in Verilog for the Blackice II FPGA☆26Updated 5 years ago
- Time to Digital Converter (TDC)☆27Updated 3 years ago
- Simple RS232 UART☆12Updated 8 years ago
- CMod-S6 SoC☆35Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆51Updated last year
- USB -> AXI Debug Bridge☆33Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆57Updated last month
- USB Full Speed PHY☆38Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆33Updated 8 months ago
- Here is a bunch of util IPs☆10Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆49Updated last year
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆34Updated 5 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- ☆9Updated 4 years ago
- Extensible FPGA control platform☆52Updated last year
- DECA Altera Max 10 FPGA Labs☆12Updated 8 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆39Updated 5 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆33Updated 3 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 4 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Freecores website☆19Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆32Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 8 years ago