Verilog uart receiver and transmitter modules for De0 Nano
☆18Oct 24, 2014Updated 11 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below
Sorting:
- UART serial interface on DE0-Nano☆10May 24, 2015Updated 10 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆14Jul 7, 2015Updated 10 years ago
- ☆13Jul 2, 2016Updated 9 years ago
- Full Arduino based WIFI controlled drone. Build with single PCB.☆12Dec 8, 2020Updated 5 years ago
- coreless esp32 controlled drone☆10Mar 17, 2023Updated 3 years ago
- Verilog example programs for TinyFPGA☆24Nov 8, 2019Updated 6 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- ☆38Apr 4, 2015Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- Swim programmer for STM8 based on STM32f103☆19Mar 19, 2017Updated 9 years ago
- Content for my 'learning-arduino' blog☆17Jan 27, 2014Updated 12 years ago
- An example showing how to develop basic firmware for the Pico Debug'n'Dump☆15May 26, 2023Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- ☆10Aug 20, 2019Updated 6 years ago
- Collection of open-source peripherals in Verilog☆185May 3, 2022Updated 3 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆31Dec 9, 2021Updated 4 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- 3D modeling projects implemented while learning & experimenting with FreeCAD☆13Jun 4, 2021Updated 4 years ago
- Platform independent editor to backup, restore and modify the EEPROM for KD8CEC users☆13Jul 26, 2025Updated 7 months ago
- ☆13Aug 22, 2025Updated 6 months ago
- CLI for PNC 3.x☆14Mar 14, 2026Updated last week
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 9 years ago
- Autonomous Rover using ROS☆12Aug 24, 2016Updated 9 years ago
- GCC port rewrite for OpenRISC☆12May 28, 2025Updated 9 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Jun 9, 2015Updated 10 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 3 weeks ago
- a USB multitool + nMigen framework for monitoring, hacking, and developing USB devices (work in progress)☆11Jul 29, 2024Updated last year
- 用于keil的南京泌恒CH55x资料芯片下载支持插件☆12Mar 8, 2019Updated 7 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago
- Github Action to send XUnit results to Slack 🎙️🎙️🎙️☆12Mar 13, 2026Updated last week
- VB6 2D physic engine. (Port of Randy Gaul Impulse engine)☆14Feb 21, 2024Updated 2 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Airtag Hardware Glitch & Dump Setup with Raspberry Pi Pico and useful Docs lol 🥲☆38Aug 19, 2022Updated 3 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Fork github.com/UnicornTeam/hackcube☆19Nov 29, 2019Updated 6 years ago
- A set of python scripts that will autosign modified vbmeta and boot images for RP3+☆15Apr 6, 2023Updated 2 years ago
- DECA Altera Max 10 FPGA Labs☆12Jan 8, 2016Updated 10 years ago