Verilog uart receiver and transmitter modules for De0 Nano
☆19Oct 24, 2014Updated 12 years ago
Alternatives and similar repositories for uart
Users that are interested in uart are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UART serial interface on DE0-Nano☆11May 24, 2015Updated 11 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- ☆13Jul 2, 2016Updated 10 years ago
- Full Arduino based WIFI controlled drone. Build with single PCB.☆12Dec 8, 2020Updated 5 years ago
- coreless esp32 controlled drone☆11Mar 17, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 10 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- PWM☆10Jul 17, 2014Updated 12 years ago
- ☆39Apr 4, 2015Updated 11 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Verilog UART☆204Jun 4, 2013Updated 13 years ago
- ☆12Jun 19, 2018Updated 8 years ago
- ☆11Sep 14, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- ☆13Mar 30, 2020Updated 6 years ago
- GCC port rewrite for OpenRISC☆13May 28, 2025Updated last year
- ☆14Jul 17, 2020Updated 6 years ago
- See where the trains are right now☆20Feb 17, 2024Updated 2 years ago
- Autonomous Rover using ROS☆12Aug 24, 2016Updated 10 years ago
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- Collection of open-source peripherals in Verilog☆189May 3, 2022Updated 4 years ago
- Architectural design of data router in verilog☆34Dec 29, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 5 years ago
- An example showing how to develop basic firmware for the Pico Debug'n'Dump☆16May 26, 2023Updated 3 years ago
- CLI for PNC 3.x☆13Updated this week
- Simple SPI interface for FPGAs☆12Feb 8, 2014Updated 12 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 13 years ago
- Demo of simulating kicad schematics in spice☆12Apr 30, 2015Updated 11 years ago
- Tools internally used by the Apache Log4j project☆18Apr 12, 2026Updated 6 months ago
- 3D modeling projects implemented while learning & experimenting with FreeCAD☆14Jun 4, 2021Updated 5 years ago
- Platform independent editor to backup, restore and modify the EEPROM for KD8CEC users☆14Jul 26, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- Raduino with ESP32 for uBitx☆13Jun 22, 2023Updated 3 years ago
- Implementation of Sobel Filter in Verilog☆30Mar 10, 2017Updated 9 years ago
- C++ modelling library for integer programming☆15Oct 4, 2020Updated 6 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Jun 9, 2015Updated 11 years ago
- ☆20Dec 11, 2022Updated 3 years ago
- Github Action to send XUnit results to Slack 🎙️🎙️🎙️☆12Oct 22, 2026Updated last week