Alternatives and similar repositories for nvme_comp_storage

Users that are interested in nvme_comp_storage are comparing it to the libraries listed below

• DUNE / pl-nvme
  ☆33Updated 4 years ago
• FDU-ME-ARC / NVMeCHA
  ☆18Updated 3 years ago
• mcrl / NVMe
  ☆29Updated last year
• yu-zou / DirectNVM
  An open-source RTL NVMe controller IP for Xilinx FPGA.
  ☆53Updated 4 years ago
• antmicro / openssd-nvme
  ☆28Updated 4 years ago
• antmicro / nvme-verilog-pcie
  ☆69Updated 3 years ago
• fpgasystems / groundhog
  Groundhog - Serial ATA Host Bus Adapter
  ☆22Updated 7 years ago
• FPGA-Networking / HyperParser
  ☆35Updated 3 years ago
• luinaudt / deparser
  ☆16Updated 3 years ago
• yhqiu16 / NVMeCHA
  NVMe Controller featuring Hardware Acceleration
  ☆90Updated 4 years ago
• pulp-platform / serial_link
  A simple, scalable, source-synchronous, all-digital DDR link
  ☆27Updated 3 weeks ago
• lewiz-support / LMAC_CORE3
  Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps
  ☆43Updated 2 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆62Updated 2 years ago
• pulp-platform / redundancy_cells
  SystemVerilog IPs and Modules for architectural redundancy designs.
  ☆14Updated last week
• SanjayRai / PCIE_AXI_BRIDGE
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆29Updated 9 years ago
• pulp-platform / axi_llc
  ☆30Updated last week
• oprecomp / DDR4_controller
  ☆61Updated 4 years ago
• Xilinx / pcie-model
  PCI Express controller model
  ☆58Updated 2 years ago
• arpitp / ssd-controller
  Open Source SSD Controller. NVMe and Lightstor variants
  ☆14Updated 11 years ago
• mcjtag / eth_switch
  Verilog Ethernet Switch (layer 2)
  ☆44Updated last year
• hellgate202 / crc_calc
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆14Updated 6 years ago
• pulp-platform / jtag_dpi
  JTAG DPI module for SystemVerilog RTL simulations
  ☆27Updated 9 years ago
• alexforencich / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆65Updated 8 months ago
• aignacio / mpsoc_example
  ☆59Updated 3 years ago
• bhunt2 / DDR4Sim
  DDR4 Simulation Project in System Verilog
  ☆41Updated 10 years ago
• CESNET / ofm
  Open FPGA Modules
  ☆24Updated 9 months ago
• subutai-attic / pars
  ☆30Updated 8 years ago
• fpgadeveloper / ethernet-fmc-axi-eth
  Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks
  ☆66Updated 2 months ago
• corundum / verilog-pcie
  Verilog PCI express components
  ☆22Updated 2 years ago
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆39Updated 3 years ago