giuseppedongiovanni / nvme_comp_storageView external linksLinks
Computational Storage Device based on the open source project OpenSSD.
☆30Oct 25, 2020Updated 5 years ago
Alternatives and similar repositories for nvme_comp_storage
Users that are interested in nvme_comp_storage are comparing it to the libraries listed below
Sorting:
- ☆34Mar 10, 2021Updated 4 years ago
- ☆35Dec 10, 2023Updated 2 years ago
- ☆20Jul 28, 2021Updated 4 years ago
- Cosmos OpenSSD + Hardware and Software source distribution☆234Jul 29, 2022Updated 3 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆58Feb 25, 2021Updated 4 years ago
- ☆82Jun 27, 2022Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆101Jun 23, 2021Updated 4 years ago
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆36Apr 20, 2021Updated 4 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- FPGA card looks like an nvme controller, but hides inside pcileech-fpga researching tool.☆38Mar 24, 2025Updated 10 months ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- ☆24Apr 18, 2021Updated 4 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Evaluation Suite for NVMe devices☆13Nov 14, 2024Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- Code for "Baleen: ML Admission & Prefetching for Flash Caches" (FAST 2024).☆27Feb 29, 2024Updated last year
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆14Aug 29, 2018Updated 7 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆33Nov 23, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 3 years ago
- ☆16Sep 29, 2021Updated 4 years ago