Computational Storage Device based on the open source project OpenSSD.
☆31Oct 25, 2020Updated 5 years ago
Alternatives and similar repositories for nvme_comp_storage
Users that are interested in nvme_comp_storage are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆36Mar 10, 2021Updated 5 years ago
- ☆21Jul 28, 2021Updated 4 years ago
- ☆36Dec 10, 2023Updated 2 years ago
- ☆36Aug 19, 2020Updated 5 years ago
- Cosmos OpenSSD + Hardware and Software source distribution☆235Jul 29, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Chisel NVMe controller☆26Nov 24, 2022Updated 3 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆58Feb 25, 2021Updated 5 years ago
- ☆84Jun 27, 2022Updated 3 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- FastPath_MP: An FPGA-based multi-path architecture for direct access from FPGA to NVMe SSD☆36Apr 20, 2021Updated 4 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Code for "Baleen: ML Admission & Prefetching for Flash Caches" (FAST 2024).☆27Feb 29, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- AXI Interface Nand Flash Controller (Sync mode)☆104Aug 9, 2024Updated last year
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- A scalable RAID system to aggregate performance and capacity of the next-generation storage.☆15Jan 3, 2024Updated 2 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 11 years ago
- Configure NVMe by CLI, and test it with fio!☆17Mar 18, 2026Updated last week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Jun 2, 2024Updated last year
- Evaluation Suite for NVMe devices☆13Nov 14, 2024Updated last year
- Final Project for Digital Systems Design Course, Fall 2020☆17Jul 20, 2022Updated 3 years ago
- Linux Driver for Altera PCI Express☆12Jun 7, 2013Updated 12 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆34Nov 23, 2020Updated 5 years ago
- Near-storage compute aware file system and FPGA operator pipelines.☆29Mar 3, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- Xilinx virtual cable daemon j-link support☆25Nov 30, 2016Updated 9 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- Small (Q)SPI flash memory programmer in Verilog☆69Nov 5, 2022Updated 3 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆76Aug 29, 2024Updated last year
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month