CMU-SAFARI / NOCulatorLinks
NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, hierarchical ring, flattened butterfly) and routers (buffered, bufferless, Adaptive Flow Control, minBD, HiRD).
☆26Updated 2 years ago
Alternatives and similar repositories for NOCulator
Users that are interested in NOCulator are comparing it to the libraries listed below
Sorting:
- ☆15Updated 9 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆66Updated last week
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 weeks ago
- ☆27Updated 7 years ago
- Spike with a coherence supported cache model☆13Updated 11 months ago
- ☆31Updated 3 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆53Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- ☆15Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ☆36Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago