CMU-SAFARI / NOCulatorLinks
NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, hierarchical ring, flattened butterfly) and routers (buffered, bufferless, Adaptive Flow Control, minBD, HiRD).
☆26Updated 2 years ago
Alternatives and similar repositories for NOCulator
Users that are interested in NOCulator are comparing it to the libraries listed below
Sorting:
- Floating point modules for CHISEL☆32Updated 10 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- DASS HLS Compiler☆29Updated last year
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- ☆27Updated 7 years ago
- ☆70Updated this week
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆81Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated last month
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- ☆33Updated 3 months ago
- Project repo for the POSH on-chip network generator☆48Updated 4 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- A vector processor implemented in Chisel☆21Updated 10 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ILA Model Database☆23Updated 4 years ago
- ☆15Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Updated 7 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- CGRA framework with vectorization support.☆33Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated 2 years ago