CMU-SAFARI / NOCulator
NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, hierarchical ring, flattened butterfly) and routers (buffered, bufferless, Adaptive Flow Control, minBD, HiRD).
☆23Updated last year
Alternatives and similar repositories for NOCulator:
Users that are interested in NOCulator are comparing it to the libraries listed below
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- HLS for Networks-on-Chip☆32Updated 3 years ago
- CGRA framework with vectorization support.☆21Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 6 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆88Updated 11 months ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆10Updated 6 years ago
- ☆23Updated 3 months ago
- ☆26Updated 7 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆18Updated 9 years ago
- Championship Value Prediction (CVP) simulator.☆15Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- The OpenPiton Platform☆28Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago