vritrv / ROUTER-1X3-RTL-DESIGNView external linksLinks
Architectural design of data router in verilog
☆33Dec 29, 2019Updated 6 years ago
Alternatives and similar repositories for ROUTER-1X3-RTL-DESIGN
Users that are interested in ROUTER-1X3-RTL-DESIGN are comparing it to the libraries listed below
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- DMA Project using Verilog HDL☆13Dec 26, 2019Updated 6 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 9 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Oct 24, 2014Updated 11 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆43Aug 31, 2025Updated 5 months ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆41Jul 11, 2025Updated 7 months ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆30Jun 1, 2022Updated 3 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- ☆12Nov 26, 2024Updated last year
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- A Voila-Jones face detector hardware implementation☆33Nov 29, 2018Updated 7 years ago
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆30Dec 9, 2021Updated 4 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆137May 14, 2021Updated 4 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- System Verilog and Emulation. Written all the five channels.☆35Mar 9, 2017Updated 8 years ago
- ☆43Apr 26, 2024Updated last year
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆34Aug 24, 2020Updated 5 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 4 years ago