vritrv / ROUTER-1X3-RTL-DESIGNLinks
Architectural design of data router in verilog
☆31Updated 5 years ago
Alternatives and similar repositories for ROUTER-1X3-RTL-DESIGN
Users that are interested in ROUTER-1X3-RTL-DESIGN are comparing it to the libraries listed below
Sorting:
- ☆50Updated 4 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated last month
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- System Verilog using Functional Verification☆12Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆99Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- ☆10Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆10Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆36Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆51Updated 5 years ago
- Maven Silicon Project☆19Updated 7 years ago
- ☆17Updated last year
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated 2 years ago
- ☆117Updated last year
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆26Updated 3 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- Verification IP for I2C protocol☆49Updated 4 years ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆109Updated 10 months ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- ☆16Updated last year
- UVM examples and projects☆147Updated 4 months ago
- ☆43Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆129Updated 7 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago