Architectural design of data router in verilog
☆33Dec 29, 2019Updated 6 years ago
Alternatives and similar repositories for ROUTER-1X3-RTL-DESIGN
Users that are interested in ROUTER-1X3-RTL-DESIGN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Verilog RTL Design☆47Sep 4, 2021Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated 2 years ago
- Maven Silicon Project☆19Oct 13, 2018Updated 7 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 5 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆12Nov 26, 2024Updated last year
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 4 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 3 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆46Aug 31, 2025Updated 6 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆43Jul 11, 2025Updated 8 months ago
- Full Arduino based WIFI controlled drone. Build with single PCB.☆12Dec 8, 2020Updated 5 years ago
- coreless esp32 controlled drone☆10Mar 17, 2023Updated 3 years ago
- Verilog uart receiver and transmitter modules for De0 Nano☆18Oct 24, 2014Updated 11 years ago
- ☆18Jun 12, 2023Updated 2 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 4 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆12Nov 8, 2024Updated last year
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 3 weeks ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- 10 Gigabit Ethernet MAC Core UVM Verification☆18Oct 5, 2023Updated 2 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆40May 10, 2019Updated 6 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆140Apr 3, 2020Updated 5 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago