vritrv / ROUTER-1X3-RTL-DESIGNLinks
Architectural design of data router in verilog
☆31Updated 5 years ago
Alternatives and similar repositories for ROUTER-1X3-RTL-DESIGN
Users that are interested in ROUTER-1X3-RTL-DESIGN are comparing it to the libraries listed below
Sorting:
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated 2 years ago
- System Verilog using Functional Verification☆12Updated last year
- A complete UVM TB for verification of single port 64KB RAM☆15Updated 4 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆20Updated 2 months ago
- ☆47Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆63Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆95Updated 2 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 5 years ago
- ☆10Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- UVM based Verification of SPI_Protocol. A Serial intra System Communication Peripheral Protocol.☆9Updated last year
- Maven Silicon Project☆19Updated 6 years ago
- ☆17Updated last year
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- ☆12Updated 4 months ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- Verification IP for I2C protocol☆46Updated 3 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- ☆114Updated last year
- ☆16Updated last year
- ☆16Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆35Updated 3 weeks ago
- ☆17Updated 2 years ago
- ☆41Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 7 months ago