Architectural design of data router in verilog
☆34Dec 29, 2019Updated 6 years ago
Alternatives and similar repositories for ROUTER-1X3-RTL-DESIGN
Users that are interested in ROUTER-1X3-RTL-DESIGN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- ☆10Oct 16, 2023Updated 3 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog☆14Nov 17, 2020Updated 5 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Nov 26, 2024Updated last year
- All the projects and assignments done as part of VLSI course.☆21Sep 23, 2020Updated 6 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆32Jun 4, 2024Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆23Aug 5, 2023Updated 3 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- SystemVerilog examples and projects☆21Jun 10, 2025Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆14Nov 8, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆30Oct 26, 2026Updated last week
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆53Jul 11, 2025Updated last year
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 5 years ago
- Device-agnostic X-Powers AXP173 power management IC driver☆11Feb 28, 2021Updated 5 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆36Mar 9, 2017Updated 9 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- [HISTORICAL] RISC-V ISA Extensions and Standard Hash Functions (contributions in 2020)☆10Feb 4, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog uart receiver and transmitter modules for De0 Nano☆19Oct 24, 2014Updated 12 years ago
- coreless esp32 controlled drone☆11Mar 17, 2023Updated 3 years ago
- This repo will take you through different verilog projects☆11Feb 3, 2021Updated 5 years ago
- Neuromorphic computing is a new technology which uses very-large-scale integration (VLSI) systems containing electrical analogs that mimi…☆12Dec 17, 2021Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago