Architectural design of data router in verilog
☆33Dec 29, 2019Updated 6 years ago
Alternatives and similar repositories for ROUTER-1X3-RTL-DESIGN
Users that are interested in ROUTER-1X3-RTL-DESIGN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Verilog RTL Design☆53Sep 4, 2021Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- All the projects and assignments done as part of VLSI course.☆21Sep 23, 2020Updated 6 years ago
- ☆13Nov 26, 2024Updated last year
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Repository for VSD-IAT Workshop: Physical Verification using SKY130☆10Aug 15, 2021Updated 5 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆14Nov 8, 2024Updated last year
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Full Arduino based WIFI controlled drone. Build with single PCB.☆12Dec 8, 2020Updated 5 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 4 years ago
- coreless esp32 controlled drone☆11Mar 17, 2023Updated 3 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog uart receiver and transmitter modules for De0 Nano☆19Oct 24, 2014Updated 11 years ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- [HISTORICAL] RISC-V ISA Extensions and Standard Hash Functions (contributions in 2020)☆10Feb 4, 2021Updated 5 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- 100 Days of RTL☆428Aug 15, 2024Updated 2 years ago
- ☆18Apr 5, 2015Updated 11 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated last week
- This repository contains code and diagram for Robot Arm Car with PS3 Controller and esp32☆16Mar 28, 2022Updated 4 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆41May 10, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆150May 14, 2021Updated 5 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆146Apr 3, 2020Updated 6 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- UART serial interface on DE0-Nano☆11May 24, 2015Updated 11 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 9 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 8 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆12Dec 27, 2021Updated 4 years ago