binary-translation / risotto-artifact-asplos23Links
☆19Updated 2 years ago
Alternatives and similar repositories for risotto-artifact-asplos23
Users that are interested in risotto-artifact-asplos23 are comparing it to the libraries listed below
Sorting:
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆22Updated 7 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆104Updated 3 years ago
- A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…☆45Updated this week
- GPUReplay, ASPLOS 2022☆37Updated 3 years ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆140Updated 4 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆46Updated last month
- PIN-tool to produce multi-threaded atomic memory traces☆36Updated 11 years ago
- A high performance LLVM-based dynamic binary instrumentation framework☆268Updated last year
- Some examples for using LLVM to generate IR☆40Updated 2 years ago
- ☆30Updated 2 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- Decompiler of LLVM bitcode to C☆87Updated last year
- Generates CIL MLIR dialect from C/C++ source.☆34Updated 4 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆72Updated 4 years ago
- ☆39Updated 3 weeks ago
- CPU micro benchmarks☆58Updated 3 weeks ago
- LLVM IR CMake utils for bitcode file manipulation by opt and friends☆74Updated 7 months ago
- Code examples used for the LAC LLVM course☆131Updated 8 months ago
- ☆111Updated 4 years ago
- A heterogeneous architecture timing model simulator.☆161Updated 7 months ago
- Fork of LLVM for demonstrating optimization pass development☆30Updated 2 years ago
- A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.☆37Updated 7 years ago
- ROB size testing utility☆155Updated 3 years ago
- HW interface for memory caches☆28Updated 5 years ago
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated 7 months ago
- clang & llvm examples, e.g. AST Interpreter, Function Pointer Analysis, Value Range Analysis, Data-Flow Analysis, Andersen Pointer Analys…☆272Updated 3 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆19Updated last year
- Interprocedural Basic Block Code Layout Optimization☆18Updated 6 years ago
- ☆20Updated 5 years ago
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆20Updated last week