binary-translation / risotto-artifact-asplos23Links
☆19Updated 2 years ago
Alternatives and similar repositories for risotto-artifact-asplos23
Users that are interested in risotto-artifact-asplos23 are comparing it to the libraries listed below
Sorting:
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆22Updated 7 years ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆104Updated 3 years ago
- A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…☆48Updated last month
- GPUReplay, ASPLOS 2022☆41Updated 3 years ago
- Code examples used for the LAC LLVM course☆131Updated 9 months ago
- A high performance LLVM-based dynamic binary instrumentation framework☆272Updated last year
- ☆48Updated this week
- An unofficial reference implementation of the C Minus Minus Compiler☆60Updated 6 months ago
- A collection of reverse-engineered documentation for the instruction sets for various generations of Mali GPU's.☆37Updated 7 years ago
- PIN-tool to produce multi-threaded atomic memory traces☆36Updated 11 years ago
- ☆40Updated last month
- Develop toolchain based on llvm to for Cpu0 processor☆48Updated 2 weeks ago
- ☆30Updated 2 years ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆140Updated 4 years ago
- Decompiler of LLVM bitcode to C☆86Updated last year
- Some examples for using LLVM to generate IR☆41Updated 3 years ago
- Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores☆21Updated last week
- Fork of LLVM for demonstrating optimization pass development☆30Updated 2 years ago
- An LLVM IR dataset for data-driven compiler optimization research☆61Updated last week
- ROB size testing utility☆156Updated 3 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆20Updated 3 weeks ago
- An MLIR-based toy DL compiler for TVM Relay.☆58Updated 2 years ago
- Generate SQL from TableGen code - This is part of the tutorial "How to write a TableGen backend" in 2021 LLVM Developers' Meeting.☆33Updated 2 years ago
- CPU micro benchmarks☆61Updated 2 months ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆40Updated 3 years ago
- Microarchitecture diagrams of several CPUs☆37Updated last month
- A minimal (really) out-of-tree MLIR example☆44Updated last week
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Rule-based Dynamic Binary Translator☆12Updated 4 years ago
- PLCT实验室的 RISC-V V Spec 实现，基于llvm/llvm-project，rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated this week