binary-translation / risotto-artifact-asplos23Links
☆19Updated 2 years ago
Alternatives and similar repositories for risotto-artifact-asplos23
Users that are interested in risotto-artifact-asplos23 are comparing it to the libraries listed below
Sorting:
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆21Updated 7 years ago
- A collection of C/C++ programs and Python scripts to be used in conjunction with Intel Software Development Emulator (Intel SDE, availabl…☆45Updated 6 months ago
- A blog for LLVM(v9.0.0 or v11.0.0) beginner, step by step, with detailed documents and comments. Record the way I learn LLVM and accompli…☆103Updated 3 years ago
- ☆30Updated 2 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆46Updated 3 weeks ago
- An LLVM pass to profile dynamic LLVM IR instructions and runtime values☆139Updated 4 years ago
- CPU micro benchmarks☆57Updated last month
- ☆38Updated 6 months ago
- GPUReplay, ASPLOS 2022☆36Updated 3 years ago
- Some examples for using LLVM to generate IR☆37Updated 2 years ago
- Fork of LLVM for demonstrating optimization pass development☆30Updated 2 years ago
- 由HelloLLVM社区主席邱吉博士发起,联合HelloGCC等技术社区,推出了「南盘江计划」,致力于帮助更多的女性工程师在编译等基础软件领域实现个人职业目标。☆36Updated last month
- Updated C version of the Test Suite for Vectorising Compilers☆61Updated last year
- Haystack is an analytical cache model that given a program computes the number of cache misses.☆46Updated 5 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- ☆33Updated 5 years ago
- 基于PIn动态插桩框架的函数-循环嵌套关系分析工具:function-loop call graph profiler using Pin (Unofficial implementation of paper: Identifying Potential Parallel…☆14Updated 5 years ago
- Microarchitecture diagrams of several CPUs☆37Updated this week
- PIN-tool to produce multi-threaded atomic memory traces☆36Updated 11 years ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆14Updated 5 years ago
- Generates CIL MLIR dialect from C/C++ source.☆33Updated 4 years ago
- A high performance LLVM-based dynamic binary instrumentation framework☆265Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 9 months ago
- PARSEC 3.0 benchmark suite☆11Updated 7 years ago
- Rule-based Dynamic Binary Translator☆12Updated 4 years ago
- A heterogeneous architecture timing model simulator.☆160Updated 6 months ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆70Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆18Updated last year
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago