hackfin / MaSoCistLinks
A linux'ish build system for System on Chip designs, based on GHDL
☆12Updated 7 months ago
Alternatives and similar repositories for MaSoCist
Users that are interested in MaSoCist are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- ☆70Updated 11 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- A SoC for DOOM☆19Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- LunaPnR is a place and router for integrated circuits☆47Updated 2 weeks ago
- ☆36Updated 8 months ago
- RISC-V processor☆31Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 5 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆29Updated 6 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆30Updated last week
- ☆18Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Tools for FPGA development.☆48Updated this week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 6 months ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆26Updated 3 years ago