hackfin / MaSoCistLinks
A linux'ish build system for System on Chip designs, based on GHDL
☆12Updated last year
Alternatives and similar repositories for MaSoCist
Users that are interested in MaSoCist are comparing it to the libraries listed below
Sorting:
- RISC-V Processor written in Amaranth HDL☆39Updated 4 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Updated 4 years ago
- RISC-V processor☆32Updated 3 years ago
- ☆72Updated last year
- IRSIM switch-level simulator for digital circuits☆35Updated 2 months ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 5 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Updated last year
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Updated 5 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆55Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆28Updated 3 weeks ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Updated 3 months ago
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆36Updated 2 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆39Updated last month
- ☆15Updated 8 months ago
- Tools for FPGA development.☆49Updated 6 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- a small simple slow serial FPGA core☆16Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 4 years ago