A linux'ish build system for System on Chip designs, based on GHDL
☆12Dec 14, 2024Updated last year
Alternatives and similar repositories for MaSoCist
Users that are interested in MaSoCist are comparing it to the libraries listed below
Sorting:
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- ☆13Updated this week
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Synthesizable Uxn CPU☆17Jul 14, 2022Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 6 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 9 months ago
- VHDL related news.☆27Updated this week
- ☆13Mar 11, 2026Updated last week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- Dockerized FPGA toolchain experiments☆29Feb 10, 2024Updated 2 years ago
- DC-SCM LTPI Reference Implementation☆17Jan 13, 2026Updated 2 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Reusable steps and workflows for GitHub Actions☆33Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- NHW : A Next-Generation Image Compression Codec☆73Mar 13, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- Small micro-coded RISC-V softcore☆15Nov 27, 2018Updated 7 years ago
- Document about design of a GNSS receiver☆14May 28, 2020Updated 5 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated last week
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 4 months ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆10Apr 29, 2024Updated last year
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 3 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago