A linux'ish build system for System on Chip designs, based on GHDL
☆14Dec 14, 2024Updated last year
Alternatives and similar repositories for MaSoCist
Users that are interested in MaSoCist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- GitHub Action to keep a 'tip' pre-release always up-to-date☆20Dec 18, 2021Updated 4 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 5 months ago
- ☆13May 4, 2026Updated 5 months ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 4 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆21Jun 27, 2026Updated 4 months ago
- A bridge from C++ to Python logging☆13Jun 15, 2026Updated 4 months ago
- PWM☆10Jul 17, 2014Updated 12 years ago
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Sep 25, 2026Updated last month
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Airtl for VS Code: Vivado project hierarchy and block design viewer☆13Oct 17, 2026Updated last week
- Dockerized FPGA toolchain experiments☆30Feb 10, 2024Updated 2 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- ☆14Jun 21, 2026Updated 4 months ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- A Black Magic for support obj.__assign__ method'☆16Dec 21, 2025Updated 10 months ago
- Reusable steps and workflows for GitHub Actions, focused on Python packages.☆34Updated this week
- setuptools extension for building non-Python Dynamic Shared Objects☆13Aug 28, 2026Updated 2 months ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- NHW : A Next-Generation Image Compression Codec☆79Updated this week
- Packed data structure specifications for multi-language hardware projects.☆17Jun 29, 2026Updated 4 months ago
- Staging area for new features of cocotb☆15Updated this week
- ☆20Aug 25, 2026Updated 2 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago