A linux'ish build system for System on Chip designs, based on GHDL
☆14Dec 14, 2024Updated last year
Alternatives and similar repositories for MaSoCist
Users that are interested in MaSoCist are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GHDL C extensions☆12Feb 20, 2020Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- ☆13May 4, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 2 months ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Sep 10, 2026Updated last week
- Synthesizable Uxn CPU☆18Jul 14, 2022Updated 4 years ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 2 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- VHDL related news.☆27Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆14Jun 21, 2026Updated 2 months ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- Dockerized FPGA toolchain experiments☆30Feb 10, 2024Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Updated this week
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Virtual development board for HDL design☆43Mar 31, 2023Updated 3 years ago
- Reusable steps and workflows for GitHub Actions, focused on Python packages.☆34Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Small micro-coded RISC-V softcore☆16Nov 27, 2018Updated 7 years ago
- NHW : A Next-Generation Image Compression Codec☆78Updated this week
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 weeks ago
- Document about design of a GNSS receiver☆14May 28, 2020Updated 6 years ago
- ☆20Aug 25, 2026Updated 3 weeks ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOC☆10Apr 12, 2021Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 7 months ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A collection of SPI related cores☆23Nov 12, 2024Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 11 months ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 4 months ago
- LiteX LUNA USB stack integration☆14Jun 12, 2022Updated 4 years ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 4 months ago
- Scripts to build and use docker images including GHDL☆45Nov 20, 2024Updated last year