A linux'ish build system for System on Chip designs, based on GHDL
☆12Dec 14, 2024Updated last year
Alternatives and similar repositories for MaSoCist
Users that are interested in MaSoCist are comparing it to the libraries listed below
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Forth CPU J1 in SystemVerilog☆17Apr 29, 2017Updated 8 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- VHDL related news.☆27Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- 🔁 elastic circuit toolchain☆32Dec 2, 2024Updated last year
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆49Dec 2, 2025Updated 2 months ago
- VMware Products License Keys☆11Feb 22, 2025Updated last year
- ☆11Apr 2, 2019Updated 6 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- “Replace your politicians with code.” — Home of the Popularis Direct Democracy Whitepaper.☆11Oct 31, 2022Updated 3 years ago
- DC-SCM LTPI Reference Implementation☆17Jan 13, 2026Updated last month
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41May 22, 2025Updated 9 months ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- DD Liberator 3D Gun Blueprint☆15May 10, 2013Updated 12 years ago
- An interface from a PC through an Arduino to an AY-3-8910 / YM 2149☆11Apr 10, 2023Updated 2 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 2 weeks ago
- Custom 6502 Video Game Console☆12Updated this week
- OLED SSD1306 compact lib with and without buffer, I2C TWI or bit-banging. Written in C, modular include files, compatible with Arduino, b…☆11Mar 28, 2019Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Mechanically accurate Apollo DSKY replica. Pilot display for the Apollo moon missions running accurate NASA code☆16Sep 27, 2023Updated 2 years ago
- Home Project. Tutorial-like project involving a raw DC PMSM command and control☆11Sep 25, 2019Updated 6 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 2 weeks ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- SoundFont synthesizer in C++☆11Feb 22, 2026Updated last week
- DOSBOX "woody" opl3 emulator for C projects☆15Nov 9, 2020Updated 5 years ago
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆36Sep 18, 2023Updated 2 years ago
- An analog, transistor-level simulation of an 8-bit CPU in SPICE☆13Jul 29, 2021Updated 4 years ago