hackfin / MaSoCistLinks
A linux'ish build system for System on Chip designs, based on GHDL
☆12Updated last year
Alternatives and similar repositories for MaSoCist
Users that are interested in MaSoCist are comparing it to the libraries listed below
Sorting:
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆23Updated 4 years ago
- RISC-V processor☆32Updated 3 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆30Updated this week
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 6 years ago
- ☆17Updated 2 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆35Updated 2 weeks ago
- Specification of the Wishbone SoC Interconnect Architecture☆50Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- A Risc-V SoC for Tiny Tapeout☆43Updated 3 weeks ago
- ☆38Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 7 months ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- DDR3 controller for nMigen (WIP)☆14Updated 2 years ago