ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communication Framework) ChipScope Server (cs_server).
☆64Dec 5, 2025Updated 2 months ago
Alternatives and similar repositories for chipscopy
Users that are interested in chipscopy are comparing it to the libraries listed below
Sorting:
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- VHDL related news.☆27Updated this week
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last week
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Oct 7, 2025Updated 4 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- Unified Coverage Interoperability Standard (UCIS)☆14Jan 28, 2026Updated last month
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- GHDL C extensions☆11Feb 20, 2020Updated 6 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- An abstract language model of VHDL written in Python.☆62Jan 28, 2026Updated last month
- PYNQ Composabe Overlays☆75Jun 17, 2024Updated last year
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- ☆12May 20, 2021Updated 4 years ago
- ☆24Jan 12, 2016Updated 10 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- ☆59Jul 4, 2022Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 2 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆120Oct 3, 2025Updated 4 months ago
- PYNQ support and examples for Kria SOMs☆124Aug 20, 2024Updated last year
- ☆33Mar 20, 2025Updated 11 months ago
- Generate testbench for your verilog module.☆12Sep 12, 2018Updated 7 years ago
- ☆17Nov 18, 2025Updated 3 months ago