antonblanchard / microwatt-mpw1Links
The 64 bit OpenPOWER Microwatt core, MPW1 tape out
☆16Updated 4 years ago
Alternatives and similar repositories for microwatt-mpw1
Users that are interested in microwatt-mpw1 are comparing it to the libraries listed below
Sorting:
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 6 months ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆38Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆22Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- ☆38Updated 3 years ago
- ☆33Updated 3 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆32Updated 2 weeks ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- ☆114Updated 4 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- ☆57Updated 2 years ago
- SAR ADC on tiny tapeout☆44Updated 11 months ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated 3 weeks ago
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Updated 3 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆118Updated 4 years ago
- ☆17Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Open Analog Design Environment☆25Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago