The 64 bit OpenPOWER Microwatt core, MPW1 tape out
☆16Oct 29, 2021Updated 4 years ago
Alternatives and similar repositories for microwatt-mpw1
Users that are interested in microwatt-mpw1 are comparing it to the libraries listed below
Sorting:
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 3 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- ☆12Dec 22, 2020Updated 5 years ago
- experimentation with STEP/IGES visualization in kicad via OCE☆14Oct 14, 2021Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- My KiCAD libraries☆21Dec 26, 2025Updated 2 months ago
- Kicad 5.x symbol and footprint libraries for the open smartwatch☆16Feb 18, 2021Updated 5 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- ☆19Dec 3, 2017Updated 8 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆61Nov 13, 2022Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆219Updated this week
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Feb 23, 2026Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆121Jul 31, 2021Updated 4 years ago
- Mini Stepper Motor with Android and Arduino☆18Aug 3, 2014Updated 11 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Nov 26, 2020Updated 5 years ago
- ☆41Oct 10, 2025Updated 4 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- ☆38Jul 11, 2022Updated 3 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Feb 9, 2026Updated 3 weeks ago
- ☆15Apr 4, 2014Updated 11 years ago
- 在這系列文中我會從最基礎的編輯器推薦、語言選擇、環境建置、框架介紹、自動化部署、資 料庫架設、到一個簡單的部落格貼文 API 範例實作以及單元測試和簡單的雲端平台服務，希望能幫助到各位實戰的經驗。☆10Apr 5, 2020Updated 5 years ago
- Instructions for using and issue tracking for the hosted GitHub Actions runner for IBM Power and IBM Z and LinuxONE☆23Feb 23, 2026Updated last week
- high abstraction synthesis☆14Apr 8, 2024Updated last year
- mojito☆12May 1, 2018Updated 7 years ago
- An automatic test pattern generation (ATPG) and fault simulation system.☆12Sep 9, 2019Updated 6 years ago
- The legendary X.400 Message Transfer Agent (MTA)☆11Jul 16, 2024Updated last year
- This is an Implementation of CAN BUS protocol with STM32☆17Feb 14, 2021Updated 5 years ago
- Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP☆40Aug 16, 2021Updated 4 years ago
- Announcements related to Verilator☆44Nov 2, 2025Updated 4 months ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆48Jun 14, 2023Updated 2 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated last year