daveshah1 / nextpnrLinks
nextpnr portable FPGA place and route tool
☆11Updated 5 years ago
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below
Sorting:
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Updated 6 years ago
- 妖刀夢渡☆63Updated 6 years ago
- PicoRV☆43Updated 5 years ago
- ☆63Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 6 months ago
- Small footprint and configurable SPI core☆46Updated 2 weeks ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Updated 5 years ago
- Small footprint and configurable HyperBus core☆13Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated 2 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- Small footprint and configurable video cores (Deprecated)☆73Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- AXI support for Migen/MiSoC☆28Updated 5 months ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Utilities for the ECP5 FPGA☆17Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PLEASE MOVE TO PAWSv2☆16Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 10 months ago
- Yet Another VHDL tool☆30Updated 8 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆41Updated 5 years ago