daveshah1 / nextpnrLinks
nextpnr portable FPGA place and route tool
☆12Updated 4 years ago
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below
Sorting:
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- Cross compile FPGA tools☆22Updated 4 years ago
- ☆22Updated 3 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Updated 10 months ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Rust proof-of-concept for GPU waveform rendering☆13Updated 4 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Updated 6 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Updated 6 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- PicoRV☆44Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- ☆64Updated 4 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆11Updated 6 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week