edaa-org / pyEDAA.ReportsLinks
Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
☆14Updated this week
Alternatives and similar repositories for pyEDAA.Reports
Users that are interested in pyEDAA.Reports are comparing it to the libraries listed below
Sorting:
- VHDL plugin for RgGen☆12Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆41Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆30Updated 4 months ago
- VHDL related news.☆25Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated last year
- VHDL String Formatting Library☆25Updated last year
- IP Core Library - Published and maintained by the Open Source VHDL Group☆12Updated last month
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆24Updated 3 months ago
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Interface definitions for VHDL-2019.☆12Updated 2 years ago
- VHDL dependency analyzer☆23Updated 5 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- Standard and Curated cores, tested and working.☆11Updated 2 years ago
- SystemVerilog Linter based on pyslang☆30Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆24Updated 4 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Updated 4 years ago
- ☆20Updated 5 years ago
- VUnit and Cocotb Smashed Together☆14Updated last year
- A VHDL Core Library.☆17Updated 8 years ago
- ☆23Updated 2 months ago
- Provides automation scripts for building BFMs☆16Updated last month
- Import and export IP-XACT XML register models☆34Updated 7 months ago
- Generator for VHDL regular expression matchers☆14Updated 4 years ago
- Making cocotb testbenches that bit easier☆29Updated 2 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆45Updated 3 years ago