edaa-org / pyEDAA.ReportsLinks
Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
☆14Updated last week
Alternatives and similar repositories for pyEDAA.Reports
Users that are interested in pyEDAA.Reports are comparing it to the libraries listed below
Sorting:
- VHDL related news.☆26Updated this week
- VHDL plugin for RgGen☆13Updated last week
- Unified Coverage Interoperability Standard (UCIS)☆13Updated last week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Updated 9 months ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆27Updated 3 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- VHDL String Formatting Library☆25Updated last year
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Updated last month
- A VHDL Core Library.☆17Updated 8 years ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- ☆20Updated 5 years ago
- ☆24Updated 7 months ago
- VHDL dependency analyzer☆24Updated 5 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Updated 4 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Updated last year
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- Standard and Curated cores, tested and working.☆11Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Updated 2 years ago
- VUnit and Cocotb Smashed Together☆15Updated last year
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Updated 10 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆48Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆57Updated last week
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Updated 5 years ago
- IP Core Library - Published and maintained by the Open Source VHDL Group☆40Updated last month
- IP-XACT XML binding library☆16Updated 9 years ago
- Cross EDA Abstraction and Automation☆40Updated 3 weeks ago
- UART cocotb module☆11Updated 4 years ago
- Generator for VHDL regular expression matchers☆15Updated 4 years ago
- Provides automation scripts for building BFMs☆16Updated 6 months ago