Jaffe- / ccsds123
VHDL implementation of CCSDS123 compression standard
☆6Updated 6 years ago
Alternatives and similar repositories for ccsds123
Users that are interested in ccsds123 are comparing it to the libraries listed below
Sorting:
- Repository containing the DSP gateware cores☆13Updated 7 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- VHDL PCIe Transceiver☆28Updated 4 years ago
- ☆32Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- Library of reusable VHDL components☆28Updated last year
- high level VHDL floating point library for synthesis in fpga☆16Updated 2 months ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆22Updated 2 weeks ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- SpaceWire☆13Updated 10 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆12Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- Interfacing VHDL and foreign languages with VUnit☆14Updated 5 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 4 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆22Updated 2 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated last month
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 3 years ago
- Example of Test Driven Design with VUnit☆14Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Updated 2 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago