VHDL implementation of CCSDS123 compression standard
☆11Mar 30, 2019Updated 7 years ago
Alternatives and similar repositories for ccsds123
Users that are interested in ccsds123 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated 3 months ago
- CCSDS 123 implementation☆11Jun 8, 2022Updated 4 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆28Feb 15, 2016Updated 10 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Calculate Norwegian taxes on stocks held with US brokers.☆11Apr 30, 2025Updated last year
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 6 years ago
- Pythonic, Really Awesome V4L2 utility☆25Feb 16, 2024Updated 2 years ago
- ☆28Jun 26, 2014Updated 12 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- A Nintendo 64 emulator designed for running in pure JavaScript pre-ECMAScript 2015 (no WebAssembly)☆18Apr 26, 2026Updated 5 months ago
- An open source Arduino uno clone made in KiCad☆10Aug 15, 2020Updated 6 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 7 months ago
- ☆14Jun 22, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SpaceWire Light☆21Jul 17, 2014Updated 12 years ago
- ☆20Updated this week
- Entry task to python intermediate course☆10Feb 8, 2017Updated 9 years ago
- A virtual analog synthesizer with lots of knobs and buttons.☆28Jan 7, 2017Updated 9 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- OSVVM Documentation☆37Updated this week
- Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation c…☆17Sep 7, 2021Updated 5 years ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- few python scripts to clone all IP cores from opencores.org☆32Jan 8, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- ☆17Apr 25, 2024Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- ☆14Apr 20, 2022Updated 4 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- LEON2 SPARC CPU IP core LGPL by Gaisler Research☆21Apr 9, 2013Updated 13 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆10Sep 9, 2026Updated last month
- Implementation of the CCSDS TM and TC standards for the AcubeSAT nanosatellite☆17Dec 22, 2025Updated 9 months ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 8 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Sep 23, 2026Updated 2 weeks ago
- Reference implementations of the GIMLI permutation☆15Jul 9, 2017Updated 9 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- A tracing disassembler for retro systems written in Golang☆35Sep 17, 2026Updated 3 weeks ago