SymbiFlow / nextpnrLinks
nextpnr portable FPGA place and route tool
☆20Updated last year
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below
Sorting:
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Bitstream relocation and manipulation tool.☆49Updated 2 years ago
- FuseSoC standard core library☆148Updated 5 months ago
- PicoRV☆43Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated 2 months ago
- ☆113Updated 4 years ago
- Demo SoC for SiliconCompiler.☆62Updated 3 weeks ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆144Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- ☆57Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆88Updated last week
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 5 months ago
- An Open Source configuration of the Arty platform☆132Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆35Updated 5 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- CoreScore☆167Updated last week
- FPGA tool performance profiling☆103Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago