nextpnr portable FPGA place and route tool
☆21Aug 21, 2024Updated 2 years ago
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆40Aug 21, 2024Updated 2 years ago
- SymbiFlow Website Source☆12Apr 7, 2022Updated 4 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆33Jan 22, 2022Updated 4 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Project Trellis database☆16Oct 12, 2026Updated 3 weeks ago
- GUI for SymbiYosys☆19Aug 4, 2026Updated 2 months ago
- Example designs showing different ways to use F4PGA toolchains.☆290Mar 27, 2024Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Making Lattice SensAI work properly on tinyVision products☆13Nov 22, 2022Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆91Feb 9, 2022Updated 4 years ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- Verilog AST☆19Dec 2, 2023Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Reticle evaluation (PLDI 2021)☆12Apr 12, 2021Updated 5 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆21Updated this week
- This is a SpyDrNet Plugin for a physical design related transformations☆16Oct 18, 2026Updated 2 weeks ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 7 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆321Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆16Aug 21, 2019Updated 7 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆18Dec 31, 2019Updated 6 years ago
- Documenting the Lattice ECP5 bit-stream format.☆62May 26, 2023Updated 3 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated last year
- FOSS Flow For FPGA☆453Jan 6, 2025Updated last year
- Audio filtering with pyfda and cocotb☆13Sep 24, 2020Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 7 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 7 months ago
- ☆12Jun 12, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Lisp interpreter that displays the contents of the Lisp workspace on an OLED display☆16Aug 14, 2019Updated 7 years ago
- Documenting the Xilinx 7-series bit-stream format.☆926Jun 5, 2025Updated last year
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- ☆14Jun 21, 2026Updated 4 months ago
- UART models for cocotb☆39Aug 24, 2026Updated 2 months ago
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆27Aug 23, 2019Updated 7 years ago