SymbiFlow / nextpnrLinks
nextpnr portable FPGA place and route tool
☆20Updated 9 months ago
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below
Sorting:
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Updated 3 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- FPGA Assembly (FASM) Parser and Generator☆91Updated 2 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆39Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆36Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆76Updated 3 years ago
- FuseSoC standard core library☆139Updated last week
- PicoRV☆44Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- Naive Educational RISC V processor☆83Updated 7 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- ☆56Updated 2 years ago
- CoreScore☆155Updated 4 months ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆65Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- FPGA tool performance profiling☆102Updated last year