nextpnr portable FPGA place and route tool
☆21Aug 21, 2024Updated last year
Alternatives and similar repositories for nextpnr
Users that are interested in nextpnr are comparing it to the libraries listed below
Sorting:
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated last year
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆39Aug 21, 2024Updated last year
- Project Trellis database☆14Sep 15, 2025Updated 5 months ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- ☆13Feb 13, 2026Updated 2 weeks ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- Making Lattice SensAI work properly on tinyVision products☆12Nov 22, 2022Updated 3 years ago
- Project to build and test seL4 for many different platforms☆17Updated this week
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- ☆14Feb 6, 2021Updated 5 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Example designs showing different ways to use F4PGA toolchains.☆285Mar 27, 2024Updated last year
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- A Lisp interpreter that displays the contents of the Lisp workspace on an OLED display☆16Aug 14, 2019Updated 6 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- sel4 benchmarking applications and support library.☆19Dec 18, 2025Updated 2 months ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆82Feb 9, 2022Updated 4 years ago
- "Designing Video Game Hardware in Verilog" in iCE40HX8K Breakout Board.☆17Dec 31, 2019Updated 6 years ago
- A wishbone controlled FM transmitter hack☆24Jan 16, 2024Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Oct 27, 2022Updated 3 years ago
- A Real Time Clock core for FPGA's☆28Jan 17, 2024Updated 2 years ago
- Virtual Machine built as a CAmkES component.☆24Aug 15, 2025Updated 6 months ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- FPGA tool performance profiling☆105Feb 24, 2024Updated 2 years ago
- The Haskell File System: A file system implementation in Haskell☆38May 9, 2015Updated 10 years ago
- ☆29Nov 12, 2025Updated 3 months ago
- Library to Generate SPIR-V Binary☆36Feb 28, 2025Updated last year
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated 5 months ago
- UPduino☆28Mar 30, 2020Updated 5 years ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Component Architecture test suite and example apps.☆34Aug 15, 2025Updated 6 months ago