Sphinx Extension which generates various types of diagrams from Verilog code.
☆65Sep 25, 2023Updated 3 years ago
Alternatives and similar repositories for sphinxcontrib-hdl-diagrams
Users that are interested in sphinxcontrib-hdl-diagrams are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- draws an SVG schematic from a JSON netlist☆831Jan 25, 2024Updated 2 years ago
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Digital Logic Simulator☆35May 23, 2021Updated 5 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated 3 months ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Aug 31, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆28Feb 22, 2023Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- ☆22Sep 23, 2026Updated 3 weeks ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated last week
- ☆18Nov 4, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆102Jul 22, 2026Updated 2 months ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- Prefix tree adder space exploration library☆57Jan 27, 2026Updated 8 months ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆21May 12, 2025Updated last year
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Oct 7, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- ☆19Jul 9, 2025Updated last year
- verilog_instance.vim: create instantiation of ports from port declaration☆33Mar 13, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Generate symbols from HDL components/modules☆23Feb 6, 2023Updated 3 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 3 months ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated 3 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year