SymbiFlow / sphinxcontrib-hdl-diagramsView external linksLinks
Sphinx Extension which generates various types of diagrams from Verilog code.
☆65Sep 25, 2023Updated 2 years ago
Alternatives and similar repositories for sphinxcontrib-hdl-diagrams
Users that are interested in sphinxcontrib-hdl-diagrams are comparing it to the libraries listed below
Sorting:
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- draws an SVG schematic from a JSON netlist☆763Jan 25, 2024Updated 2 years ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated last year
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- Digital Logic Simulator☆34May 23, 2021Updated 4 years ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 6 months ago
- Web-based HDL diagramming tool☆82May 1, 2023Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jan 22, 2026Updated 3 weeks ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 10 months ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- ☆91Oct 13, 2025Updated 4 months ago
- VHDL plugin for RgGen☆15Jan 7, 2026Updated last month
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆29Updated this week
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 2 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 4 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Feb 22, 2023Updated 2 years ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 2 weeks ago
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 9 months ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- ☆17Nov 4, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated 2 weeks ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆76Feb 9, 2026Updated last week
- ☆25Apr 4, 2025Updated 10 months ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 4 years ago
- sram/rram/mram.. compiler☆46Sep 11, 2023Updated 2 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 2 years ago
- An abstraction library for interfacing EDA tools☆750Feb 10, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week