Sphinx Extension which generates various types of diagrams from Verilog code.
☆65Sep 25, 2023Updated 3 years ago
Alternatives and similar repositories for sphinxcontrib-hdl-diagrams
Users that are interested in sphinxcontrib-hdl-diagrams are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- D3.js and ELK based schematic visualizer☆124May 13, 2026Updated 5 months ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- draws an SVG schematic from a JSON netlist☆839Jan 25, 2024Updated 2 years ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- ☆18Nov 4, 2024Updated 2 years ago
- An abstract model of EDA tool projects.☆14Updated this week
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆40Updated this week
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Digital Circuit rendering engine☆40Oct 25, 2026Updated last week
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 11 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Digital Logic Simulator☆35May 23, 2021Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Oct 21, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago
- "Low power" digital standard cells for SKY130 provided by SkyWater.☆11Apr 23, 2021Updated 5 years ago
- Verik toolchain☆47Dec 24, 2022Updated 3 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆64Oct 7, 2026Updated 3 weeks ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 6 years ago
- AWS Shell for FireSim☆14Nov 13, 2024Updated last year
- Prefix tree adder space exploration library☆57Jan 27, 2026Updated 9 months ago
- ☆22Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Updated this week
- ☆37Sep 19, 2024Updated 2 years ago
- ☆102Jul 22, 2026Updated 3 months ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago