Alternatives and similar repositories for V3:

Users that are interested in V3 are comparing it to the libraries listed below

• mgudemann / iimc
  ☆12Updated 7 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆21Updated 6 years ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆13Updated 2 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆25Updated 5 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆71Updated 4 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• ymanerka / pipeproof
  PipeProof
  ☆11Updated 5 years ago
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆19Updated 2 years ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆32Updated 3 years ago
• RafaelTupynamba / GuidedSampler
  GuidedSampler: Coverage-guided Sampling of SMT Solutions
  ☆12Updated 5 years ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 4 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• sterin / super-prove-build
  ☆12Updated 4 years ago
• efeslab / hardware-bugbase
  ☆17Updated 10 months ago
• freechipsproject / chisel-coverage
  A coverage library for Chisel designs
  ☆11Updated 5 years ago
• iscas-tis / CHA
  ☆18Updated 9 months ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 6 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆25Updated 2 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆14Updated 6 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆21Updated 3 months ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 4 years ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆12Updated 10 months ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆13Updated 5 months ago
• lijwen2748 / simplecar
  ☆15Updated 2 years ago