Alternatives and similar repositories for V3

Users that are interested in V3 are comparing it to the libraries listed below

• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• msoeken / kitty
  C++ truth table library
  ☆55Updated last year
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆25Updated 5 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• ymanerka / rtlcheck
  RTLCheck
  ☆21Updated 6 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆72Updated 4 years ago
• xprova / netlist-graph
  Java library for parsing and manipulating graph representations of gate-level Verilog netlists
  ☆13Updated 8 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• RafaelTupynamba / GuidedSampler
  GuidedSampler: Coverage-guided Sampling of SMT Solutions
  ☆12Updated 5 years ago
• mgudemann / iimc
  ☆12Updated 7 years ago
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆19Updated 2 years ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 4 years ago
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆13Updated 3 years ago
• iscas-tis / CHA
  ☆19Updated 10 months ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 3 weeks ago
• sterin / super-prove-build
  ☆13Updated 4 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated 10 months ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆33Updated 3 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated 10 months ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆21Updated this week
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆46Updated last week
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated last week
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆67Updated this week
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆11Updated last year
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• gussmith23 / churchroad
  FPGA synthesis tool powered by equality saturation and program synthesis.
  ☆12Updated 2 weeks ago