Alternatives and similar repositories for V3

Users that are interested in V3 are comparing it to the libraries listed below

• yaohsiaopid / rtl2uspec
  ☆11Updated 4 months ago
• ymanerka / rtlcheck
  RTLCheck
  ☆22Updated 7 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• iscas-tis / CHA
  ☆19Updated last year
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆14Updated 3 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• mgudemann / iimc
  ☆14Updated 7 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• amamory-verification / hw-formal-verif
  Hardware Formal Verification
  ☆16Updated 5 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated 2 years ago
• ycunxi / ACEC_benchmarks
  Arithmetic multiplier benchmarks
  ☆11Updated 7 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆30Updated 6 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated 4 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated 3 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆43Updated last month
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆17Updated 6 years ago
• RafaelTupynamba / GuidedSampler
  GuidedSampler: Coverage-guided Sampling of SMT Solutions
  ☆13Updated 4 months ago
• efeslab / hardware-bugbase
  ☆20Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆79Updated last year
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆12Updated 5 months ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 9 years ago
• sterin / super-prove-build
  ☆13Updated 5 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• melver / mc2lib
  Memory consistency model checking and test generation library.
  ☆15Updated 9 years ago
• lijwen2748 / simplecar
  ☆15Updated 3 years ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆17Updated 3 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 2 months ago
• gpt4rtl / AutoSVA2
  ☆17Updated last year