Alternatives and similar repositories for V3:

Users that are interested in V3 are comparing it to the libraries listed below

• ymanerka / rtlcheck
  RTLCheck
  ☆20Updated 6 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago
• mit-plv / hemiola
  A Coq framework to support structural design and proof of hardware cache-coherence protocols
  ☆13Updated 2 years ago
• mgudemann / iimc
  ☆11Updated 7 years ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆24Updated 5 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 6 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆24Updated 2 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆30Updated 4 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆28Updated 8 months ago
• JKomp / AIGER
  Python version of tools to work with AIG formatted files
  ☆10Updated 10 months ago
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 4 years ago
• RafaelTupynamba / GuidedSampler
  GuidedSampler: Coverage-guided Sampling of SMT Solutions
  ☆12Updated 5 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• msoeken / kitty
  C++ truth table library
  ☆52Updated last year
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆35Updated 9 months ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆40Updated 3 months ago
• ymanerka / pipeproof
  PipeProof
  ☆11Updated 5 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆25Updated 2 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• ycunxi / ACEC_benchmarks
  Arithmetic multiplier benchmarks
  ☆11Updated 7 years ago
• iscas-tis / CHA
  ☆17Updated 8 months ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆9Updated 5 months ago