CMU-SAFARI / Load-InspectorLinks
A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arxiv.org/pdf/2406.18786
☆23Updated last year
Alternatives and similar repositories for Load-Inspector
Users that are interested in Load-Inspector are comparing it to the libraries listed below
Sorting:
- ☆26Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A simulator integrates ChampSim and Ramulator.☆19Updated 5 months ago
- ☆22Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- Qemu tracing plugin using SimPoints☆17Updated last year
- ☆42Updated 10 months ago
- ☆109Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 5 months ago
- ☆17Updated 4 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- ☆31Updated last week
- ☆52Updated last year
- ☆15Updated 3 years ago
- ☆12Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆31Updated 3 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- Processing in Memory Emulation☆23Updated 2 years ago
- Gem5 with PCI Express integrated.☆23Updated 7 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 2 weeks ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆16Updated 3 months ago
- DASS HLS Compiler☆29Updated 2 years ago