CMU-SAFARI / Load-Inspector
A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arxiv.org/pdf/2406.18786
☆17Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for Load-Inspector
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆68Updated 2 months ago
- Memory consistency model checking and test generation library.☆13Updated 8 years ago
- ☆21Updated last year
- ☆18Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 9 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆46Updated 4 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last month
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- Virtuoso is a new simulator that focuses on modelling various memory management and virtual memory aspects.☆25Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- gem5 simulator with a gpgpu+graphics GPU model☆48Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 3 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- DASS HLS Compiler☆27Updated last year
- ☆21Updated last month
- Championship Value Prediction (CVP) simulator.☆15Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago