CMU-SAFARI / Load-InspectorLinks
A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arxiv.org/pdf/2406.18786
☆21Updated last year
Alternatives and similar repositories for Load-Inspector
Users that are interested in Load-Inspector are comparing it to the libraries listed below
Sorting:
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ordspecsim: The Swarm architecture simulator☆25Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆14Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆92Updated last year
- ☆25Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 10 months ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 4 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆25Updated 2 months ago
- DASS HLS Compiler☆29Updated last year
- ☆33Updated 4 months ago
- ☆44Updated 6 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆46Updated 3 weeks ago
- ☆16Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- A simulator integrates ChampSim and Ramulator.☆17Updated 2 weeks ago
- ☆14Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 7 months ago
- ☆58Updated last year