CMU-SAFARI / Load-Inspector
A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arxiv.org/pdf/2406.18786
☆20Updated 8 months ago
Alternatives and similar repositories for Load-Inspector:
Users that are interested in Load-Inspector are comparing it to the libraries listed below
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆24Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 2 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆15Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆29Updated 2 months ago
- Championship Value Prediction (CVP) simulator.☆16Updated 4 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆19Updated 11 months ago
- ☆40Updated 2 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆18Updated 5 years ago
- ☆18Updated last year
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆13Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 6 months ago
- ☆91Updated last year
- A simulator integrates ChampSim and Ramulator.☆15Updated 10 months ago
- ☆32Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Pre-release starter template for custom Chisel projects☆9Updated this week
- ☆29Updated 5 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year