melver / mc2libLinks
Memory consistency model checking and test generation library.
☆15Updated 8 years ago
Alternatives and similar repositories for mc2lib
Users that are interested in mc2lib are comparing it to the libraries listed below
Sorting:
- RTLCheck☆22Updated 6 years ago
- ☆20Updated 5 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated last month
- ☆9Updated 9 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆46Updated 3 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- ILA Model Database☆23Updated 4 years ago
- ☆19Updated 3 years ago
- ☆11Updated last month
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- ☆12Updated last year
- Code repository for Coppelia tool☆23Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 5 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 10 months ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated 2 years ago
- ☆33Updated 5 years ago
- ☆15Updated 3 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 5 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Updated 11 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- A simulator integrates ChampSim and Ramulator.☆17Updated last week