melver / mc2libLinks
Memory consistency model checking and test generation library.
☆15Updated 9 years ago
Alternatives and similar repositories for mc2lib
Users that are interested in mc2lib are comparing it to the libraries listed below
Sorting:
- RTLCheck☆22Updated 7 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- ☆20Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆22Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ILA Model Database☆24Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- ☆33Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆51Updated this week
- ☆20Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 3 years ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 5 years ago
- ☆17Updated 3 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- ☆13Updated last year
- ☆17Updated 4 years ago
- RISC-V vector extension ISA simulation☆16Updated 6 years ago
- Tutorial Material from the SST Team☆23Updated 2 months ago
- ☆24Updated 6 months ago