melver / mc2libLinks
Memory consistency model checking and test generation library.
☆15Updated 8 years ago
Alternatives and similar repositories for mc2lib
Users that are interested in mc2lib are comparing it to the libraries listed below
Sorting:
- RTLCheck☆22Updated 6 years ago
- CleanupSpec (MICRO-2019)☆16Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- ☆20Updated 5 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- Multiple approaches to statistical simulation for computer architects☆15Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 2 months ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆49Updated last week
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 11 months ago
- ☆33Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ILA Model Database☆23Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- ☆11Updated 2 months ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆28Updated 11 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- ☆13Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆19Updated 4 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- ☆17Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago