melver / mc2lib
Memory consistency model checking and test generation library.
☆13Updated 7 years ago
Related projects: ⓘ
- RTLCheck☆17Updated 5 years ago
- ☆9Updated 8 years ago
- CleanupSpec (MICRO-2019)☆16Updated 3 years ago
- ☆18Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆19Updated 3 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- ☆12Updated 9 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆12Updated 2 months ago
- ☆10Updated 6 months ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆10Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- Heterogeneous simulator for DECADES Project☆28Updated 3 months ago
- ☆24Updated 6 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆27Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 3 years ago
- A survey on architectural simulators focused on CPU caches.☆15Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Updated last year
- ILA Model Database☆20Updated 3 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 4 years ago
- The RTL source for AnyCore RISC-V☆29Updated 2 years ago
- ☆28Updated 4 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆15Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- A formalization of the RVWMO (RISC-V) memory model☆30Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆10Updated 8 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆14Updated 2 years ago