melver / mc2libLinks
Memory consistency model checking and test generation library.
☆15Updated 8 years ago
Alternatives and similar repositories for mc2lib
Users that are interested in mc2lib are comparing it to the libraries listed below
Sorting:
- RTLCheck☆22Updated 6 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 4 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- ☆9Updated 9 years ago
- ☆12Updated last year
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 2 weeks ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆45Updated this week
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 5 years ago
- ILA Model Database☆23Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆20Updated 5 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- ☆11Updated last week
- ☆33Updated 5 years ago
- ESESC: A Fast Multicore Simulator☆137Updated 3 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- ☆17Updated 3 years ago
- A Coherent Multiprocessor Cache Simulator Based on the SuperESCalar Cache Model☆27Updated 11 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago