Memory consistency model checking and test generation library.
☆16Oct 14, 2016Updated 9 years ago
Alternatives and similar repositories for mc2lib
Users that are interested in mc2lib are comparing it to the libraries listed below
Sorting:
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 3 months ago
- MESIF cache coherency protocol for the GEM5 simulator☆15Jun 2, 2016Updated 9 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- Microbenchmarking experiments on Zen 2 machines☆22Jun 25, 2022Updated 3 years ago
- The Cubicle model checker☆14Jan 12, 2026Updated 2 months ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48May 21, 2022Updated 3 years ago
- Step by step manual for building KLEE☆18Jul 21, 2017Updated 8 years ago
- Arm SystemReady : BSA Architecture Compliance Suite☆29Aug 25, 2025Updated 6 months ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- RKQC is a compiler for reversible logic circuitry. The framework has been developed to compile high level circuit descriptions down to "Q…☆17Jul 22, 2016Updated 9 years ago
- ☆20May 30, 2024Updated last year
- Proof of concept code for DeepSteal (SP'22) Machine Learning model extraction (weight stealing) with memory side channel☆13Jun 22, 2023Updated 2 years ago
- yet another model checker☆21Mar 12, 2026Updated last week
- ☆24Jan 28, 2025Updated last year
- ☆21Aug 23, 2021Updated 4 years ago
- ☆11Sep 25, 2021Updated 4 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A formalization of the RVWMO (RISC-V) memory model☆36Jun 23, 2022Updated 3 years ago
- This is a Project to Integrate and Automate the functions of three tools named gem5, McPAT and HotSpot.☆10Jul 1, 2019Updated 6 years ago
- Framework for writing tests for RISC-V CPU/SOC validation.☆11Jan 19, 2026Updated 2 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Makes GNOME's topbar's background gradient.☆11Feb 7, 2026Updated last month
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- Fuzz testing for Dafny☆13Jul 7, 2022Updated 3 years ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Jan 26, 2024Updated 2 years ago
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- User programs for rCore OS☆19Jun 7, 2022Updated 3 years ago
- Launch Xilinx Vivado Design Suite using a DCV Remote Desktop on AWS☆16May 12, 2021Updated 4 years ago
- This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options☆13Jan 28, 2024Updated 2 years ago
- Public BanditFuzz Repo☆12Jan 12, 2021Updated 5 years ago
- Memory consistency modelling using Alloy☆31Dec 16, 2020Updated 5 years ago
- Data Flow Matrix Machines. Generalization of recurrent neural networks.☆15Dec 24, 2024Updated last year
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- A source-to-source compiler for optimizing CUDA dynamic parallelism by aggregating launches☆15Jun 21, 2019Updated 6 years ago
- From Symbolic Logic Reasoning to Soft Reasoning: A Neural-Symbolic Paradigm☆12Jul 18, 2022Updated 3 years ago
- Research code to perform AES timing attacks circa 2006☆15Feb 13, 2014Updated 12 years ago