melver / mc2libLinks
Memory consistency model checking and test generation library.
☆16Updated 9 years ago
Alternatives and similar repositories for mc2lib
Users that are interested in mc2lib are comparing it to the libraries listed below
Sorting:
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- ☆21Updated 6 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Updated 7 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- ☆33Updated 5 years ago
- ILA Model Database☆24Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated this week
- A formalization of the RVWMO (RISC-V) memory model☆36Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆91Updated 4 years ago
- ☆21Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- RTLCheck☆24Updated 7 years ago
- Multiple approaches to statistical simulation for computer architects☆15Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- ☆27Updated 10 months ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Updated 2 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 4 years ago
- RISC-V vector extension ISA simulation☆16Updated 6 years ago