melver / mc2lib
Memory consistency model checking and test generation library.
☆15Updated 8 years ago
Alternatives and similar repositories for mc2lib:
Users that are interested in mc2lib are comparing it to the libraries listed below
- RTLCheck☆21Updated 6 years ago
- ☆32Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 10 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- ☆18Updated 5 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆38Updated 2 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 7 months ago
- ☆13Updated 2 years ago
- ☆9Updated 9 years ago
- ☆17Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 7 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆19Updated last year
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- Memory System Microbenchmarks☆62Updated 2 years ago
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆22Updated this week
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago
- ☆12Updated 10 months ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 6 months ago
- The OpenPiton Platform☆28Updated last year