melver / mc2lib
Memory consistency model checking and test generation library.
☆13Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for mc2lib
- RTLCheck☆17Updated 6 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 2 months ago
- ☆18Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- ☆9Updated 9 years ago
- Multiple approaches to statistical simulation for computer architects☆14Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆17Updated 4 months ago
- Heterogeneous simulator for DECADES Project☆29Updated 6 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- ILA Model Database☆20Updated 4 years ago
- ☆30Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- A survey on architectural simulators focused on CPU caches.☆16Updated 4 years ago
- ☆12Updated 9 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆10Updated 6 years ago
- Fast TLB simulator for RISC-V systems☆13Updated 5 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- ☆11Updated 5 months ago
- ☆9Updated 2 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- ☆15Updated 3 years ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- ☆10Updated 9 months ago