gthparch / macsimLinks
A heterogeneous architecture timing model simulator.
☆165Updated last week
Alternatives and similar repositories for macsim
Users that are interested in macsim are comparing it to the libraries listed below
Sorting:
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆83Updated 2 years ago
- ☆93Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆176Updated last week
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- The official repository for the gem5 resources sources.☆73Updated last month
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 3 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Multi2Sim source code☆131Updated 6 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- The Sniper Multi-Core Simulator☆145Updated 10 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- DRAMSim2: A cycle accurate DRAM simulator☆279Updated 4 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated this week
- ☆33Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- ☆63Updated 8 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆179Updated last year
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆137Updated 2 years ago
- ☆64Updated 2 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆173Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆194Updated 5 years ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆76Updated 4 years ago