CMU-SAFARI / NATSALinks
NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploits modern 3D-stacked High Bandwidth Memory (HBM) to enable efficient and fast matrix profile computation near memory. Described in ICCD 2020 by Fernandez et al. https://people.inf.ethz.ch/omutlu/pub/NATSA_time-…
☆16Updated 2 years ago
Alternatives and similar repositories for NATSA
Users that are interested in NATSA are comparing it to the libraries listed below
Sorting:
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆14Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- NeuraChip Accelerator Simulator☆15Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- A Cycle-level simulator for M2NDP☆32Updated 4 months ago
- Heterogenous ML accelerator☆20Updated 8 months ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- PIMeval simulator and PIMbench suite☆42Updated last month
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆46Updated 5 months ago
- ☆15Updated 2 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆16Updated 2 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 4 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆28Updated 4 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 10 months ago
- ☆11Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆81Updated 8 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆13Updated 6 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆24Updated last year
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- ☆70Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- ☆28Updated 2 years ago