CMU-SAFARI / NATSALinks
NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploits modern 3D-stacked High Bandwidth Memory (HBM) to enable efficient and fast matrix profile computation near memory. Described in ICCD 2020 by Fernandez et al. https://people.inf.ethz.ch/omutlu/pub/NATSA_time-…
☆16Updated 2 years ago
Alternatives and similar repositories for NATSA
Users that are interested in NATSA are comparing it to the libraries listed below
Sorting:
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- NeuraChip Accelerator Simulator☆14Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 3 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆41Updated 2 years ago
- ☆29Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- ☆10Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆16Updated last year
- Heterogenous ML accelerator☆19Updated 5 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- ☆32Updated 11 months ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 8 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated 2 weeks ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆15Updated last year
- ☆16Updated 3 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆13Updated 6 months ago
- ☆66Updated 4 years ago