sfu-arch / needle
☆14Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for needle
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- ☆84Updated 9 months ago
- EQueue Dialect☆39Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- CGRA Compilation Framework☆81Updated last year
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆47Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- The Chronos FPGA Framework to accelerate ordered applications☆21Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- ILA Model Database☆20Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆57Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- ☆21Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- gem5 Tips & Tricks☆63Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 9 months ago
- Fast and accurate DRAM power and energy estimation tool☆129Updated last week
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago