sfu-arch / needle
☆14Updated 3 years ago
Alternatives and similar repositories for needle:
Users that are interested in needle are comparing it to the libraries listed below
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆47Updated 2 years ago
- ☆91Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆118Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- CGRA Compilation Framework☆83Updated last year
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆24Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆14Updated 2 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 8 months ago
- ILA Model Database☆22Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆59Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 11 months ago
- Release of stream-specialization software/hardware stack.☆120Updated last year