sfu-arch / needleLinks
☆13Updated 3 years ago
Alternatives and similar repositories for needle
Users that are interested in needle are comparing it to the libraries listed below
Sorting:
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- ☆108Updated last year
- CGRA Compilation Framework☆89Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- EQueue Dialect☆41Updated 3 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Updated 6 years ago
- ☆26Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- Fast and accurate DRAM power and energy estimation tool☆188Updated 2 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- ☆60Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- ☆87Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- ☆62Updated last week
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆14Updated 2 months ago