sfu-arch / needleLinks
☆14Updated 3 years ago
Alternatives and similar repositories for needle
Users that are interested in needle are comparing it to the libraries listed below
Sorting:
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- ☆92Updated last year
- CGRA Compilation Framework☆85Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- EQueue Dialect☆40Updated 3 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 4 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- ☆58Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆168Updated last week
- ☆25Updated last year
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- ☆33Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 10 months ago
- ILA Model Database☆23Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆32Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆24Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago