CMU-SAFARI / ramulator-pim
A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combines a widely-used simulator for out-of-order and in-order processors (ZSim) with Ramulator, a DRAM simulator with memory models for DDRx, LPDDRx, GDDRx, WIOx, HBMx, and HMCx. Ramulator is described in the IEEE …
☆154Updated 2 years ago
Alternatives and similar repositories for ramulator-pim:
Users that are interested in ramulator-pim are comparing it to the libraries listed below
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆193Updated last year
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆80Updated last year
- Processing-In-Memory (PIM) Simulator☆149Updated 2 months ago
- gem5 Tips & Tricks☆66Updated 4 years ago
- The Sniper Multi-Core Simulator☆113Updated 3 months ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆72Updated 9 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆151Updated 9 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆178Updated 4 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆342Updated 6 months ago
- DRAMSim2: A cycle accurate DRAM simulator☆263Updated 4 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆110Updated 6 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆40Updated 3 weeks ago
- ☆63Updated 4 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆284Updated 2 months ago
- ☆90Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆229Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 5 months ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- The official repository for the gem5 resources sources.☆63Updated last week
- Fast and accurate DRAM power and energy estimation tool☆147Updated this week
- ☆74Updated this week
- ☆53Updated 7 months ago
- ☆58Updated 2 years ago
- A Study of the SiFive Inclusive L2 Cache☆58Updated last year
- ☆58Updated 7 years ago
- gem5 repository to study chiplet-based systems☆67Updated 5 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆42Updated 6 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago