CMU-SAFARI / ramulator-pim
A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combines a widely-used simulator for out-of-order and in-order processors (ZSim) with Ramulator, a DRAM simulator with memory models for DDRx, LPDDRx, GDDRx, WIOx, HBMx, and HMCx. Ramulator is described in the IEEE …
☆146Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ramulator-pim
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆185Updated last year
- gem5 Tips & Tricks☆63Updated 4 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆76Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆169Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- Processing-In-Memory (PIM) Simulator☆132Updated 4 months ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆105Updated 6 years ago
- The Sniper Multi-Core Simulator☆101Updated 2 weeks ago
- Examples of DPU programs using the UPMEM DPU SDK☆36Updated last month
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆69Updated 6 months ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆137Updated 6 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆220Updated 2 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆246Updated 4 months ago
- ☆84Updated 9 months ago
- Fast and accurate DRAM power and energy estimation tool☆128Updated last week
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆99Updated last year
- DRAMSim2: A cycle accurate DRAM simulator☆255Updated 4 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 2 years ago
- ☆60Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- gem5 repository to study chiplet-based systems☆66Updated 5 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆56Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆316Updated 3 months ago
- The official repository for the gem5 resources sources.☆56Updated last month
- ☆17Updated last year
- A heterogeneous architecture timing model simulator.☆138Updated 3 weeks ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆68Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 11 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆95Updated last year