This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock manager (MMCM) for the Xilinx® 7 series FPGA
☆16Nov 4, 2020Updated 5 years ago
Alternatives and similar repositories for MMCM_Dynamic-Reconfiguration
Users that are interested in MMCM_Dynamic-Reconfiguration are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Embedded server for MaRCoS system☆12Apr 13, 2026Updated 6 months ago
- Client (GUI and command-line interfaces) for MaRCoS☆12Apr 13, 2026Updated 6 months ago
- Animals classification using CNN☆10Aug 29, 2019Updated 7 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 8 years ago
- ☆13Mar 14, 2023Updated 3 years ago
- A simple UVM project. The DUT(RTL) is a simple amplifier.☆10Sep 28, 2022Updated 4 years ago
- Miscellaneous MaRCoS-related scripts and files, and the MaRCoS wiki☆20Apr 13, 2026Updated 6 months ago
- Run ethash opencl kernel on Xilinx's Alveo U50☆17Mar 4, 2021Updated 5 years ago
- A personal network disk based on cloudflare worker and R2 object storage, used to save and manage some files online☆10Dec 29, 2023Updated 2 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- ☆11Oct 9, 2023Updated 3 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- ☆13Apr 12, 2023Updated 3 years ago
- Telegram Bitcoin Cash Tipping Bot☆17Sep 2, 2024Updated 2 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago
- This is a course design of GDUT, with the instruction of GuangPing Li associate professor☆16Nov 18, 2023Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- Virtual Reality abstraction library with sample applications, based on Qt☆12May 10, 2026Updated 5 months ago
- Zynq PR Management☆13Apr 20, 2016Updated 10 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- My code repositry for common use.☆23Dec 31, 2021Updated 4 years ago
- An AES 128-bit encryption/decryption library suitable for embed system or study☆16May 20, 2018Updated 8 years ago
- Exlporer Application for the SmartBCH blockchain☆16Jun 9, 2022Updated 4 years ago
- ☆55Oct 12, 2026Updated 2 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆29Aug 29, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- ☆28Aug 11, 2026Updated 2 months ago
- About Homework assignments for the Stanford CS 330 (Deep Multi-Task and Meta Learning) class offered in Fall 2022.☆10Dec 15, 2023Updated 2 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- SurRender example scenarios☆13Nov 28, 2025Updated 11 months ago
- The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to d…☆16Aug 15, 2020Updated 6 years ago