JunnanShan / AlexNet-FPGA-implementationLinks
This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.
☆21Updated 7 years ago
Alternatives and similar repositories for AlexNet-FPGA-implementation
Users that are interested in AlexNet-FPGA-implementation are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- ☆47Updated 7 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- ☆65Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- ☆66Updated 3 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 3 months ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago