JunnanShan / AlexNet-FPGA-implementationLinks
This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.
☆21Updated 7 years ago
Alternatives and similar repositories for AlexNet-FPGA-implementation
Users that are interested in AlexNet-FPGA-implementation are comparing it to the libraries listed below
Sorting:
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆68Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆172Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- round robin arbiter☆75Updated 11 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆129Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- ☆65Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- ☆48Updated 7 years ago
- ☆78Updated 10 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆229Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- IC implementation of TPU☆132Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago