JunnanShan / AlexNet-FPGA-implementation
This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.
☆20Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for AlexNet-FPGA-implementation
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- ☆60Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- ☆43Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆21Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- ☆26Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- ☆93Updated 4 years ago
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago