This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.
☆21Mar 5, 2018Updated 8 years ago
Alternatives and similar repositories for AlexNet-FPGA-implementation
Users that are interested in AlexNet-FPGA-implementation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 8 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 9 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Some attempts to build CNN on PYNQ.☆25Jun 28, 2019Updated 7 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆92Mar 15, 2019Updated 7 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- ☆14Oct 24, 2022Updated 3 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- Examples from the book by Deschamps et al. https://www.amazon.com/Implementation-Arithmetic-Functions-Electrical-Engineering/dp/940072986…☆19Apr 17, 2019Updated 7 years ago
- IOPMP IP☆25Jul 11, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- "My 5-Year IoT Mission" presentation at Hackware 3 Dec 2019☆10Dec 3, 2019Updated 6 years ago
- ☆11Jan 25, 2023Updated 3 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆15Feb 10, 2026Updated 4 months ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- （Not actively updating）Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆24Dec 29, 2024Updated last year
- A scalable FeFET compact model☆29Apr 21, 2022Updated 4 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆22Nov 10, 2024Updated last year
- A Project to Forecast Gold Price with Deep Forest && Text Mining☆10Dec 20, 2017Updated 8 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- My blogs and code for machine learning. http://cnblogs.com/pinard☆13Jul 12, 2019Updated 6 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23May 15, 2024Updated 2 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- This repository is a collection of codes generated for optimizing the echo state network for RUL prediction of airplane engines☆10Oct 11, 2021Updated 4 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- CNN implementation based FPGA☆16Apr 8, 2019Updated 7 years ago
- 将邮件中的图片批量保存到PPT中的VBA项目☆12Feb 28, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 基于长短记忆型递归神经网络的水质预测模型☆11Aug 11, 2018Updated 7 years ago
- USB 2.0 PC↔FPGA link using FT2232H Sync-FIFO — full Verilog core☆38Apr 12, 2026Updated 2 months ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 6 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- This is an implementation of Y86 instruction set in Verilog HDL.☆11Feb 28, 2018Updated 8 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago