This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.
☆21Mar 5, 2018Updated 7 years ago
Alternatives and similar repositories for AlexNet-FPGA-implementation
Users that are interested in AlexNet-FPGA-implementation are comparing it to the libraries listed below
Sorting:
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 7 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- A multi-site water quality prediction model incorporating adaptive graph convolution and CNN-LSTM☆14Sep 17, 2022Updated 3 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- My blogs and code for machine learning. http://cnblogs.com/pinard☆13Jul 12, 2019Updated 6 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Jul 22, 2020Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆89Mar 15, 2019Updated 6 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆41Oct 15, 2019Updated 6 years ago
- 基于长短记忆型递归神经网络的水质预测模型☆11Aug 11, 2018Updated 7 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- A Toolkit For MRF☆11Mar 12, 2019Updated 6 years ago
- ☆11Nov 14, 2023Updated 2 years ago
- "My 5-Year IoT Mission" presentation at Hackware 3 Dec 2019☆10Dec 3, 2019Updated 6 years ago
- Benchmarking execution time of AlexNet CNN on FPGA and GPU. Developed AlexNet in opencl.☆11Oct 9, 2019Updated 6 years ago
- An implementation of Lz77 compression algorithm on FPGA using MaxCompiler programming tool.☆10Sep 4, 2015Updated 10 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆55May 10, 2021Updated 4 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI S…☆16Dec 30, 2024Updated last year
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- CNN Baseline for Image Compression☆10Nov 11, 2018Updated 7 years ago
- A python replacement for the Tcl interface to quartus☆13Dec 3, 2016Updated 9 years ago
- This is an implementation of Y86 instruction set in Verilog HDL.☆11Feb 28, 2018Updated 8 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- FPGA implementation of SKLearn Random Forest☆10Dec 12, 2016Updated 9 years ago