mwrnd / innova2_xcku15p_ddr4_bram_gpio
XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA
☆18Updated last year
Alternatives and similar repositories for innova2_xcku15p_ddr4_bram_gpio:
Users that are interested in innova2_xcku15p_ddr4_bram_gpio are comparing it to the libraries listed below
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆51Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Video Stream Scaler☆40Updated 10 years ago
- Gaussian noise generator Verilog IP core☆30Updated last year
- MIPI CSI-2 RX☆31Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆24Updated 2 months ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆15Updated 5 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆39Updated 8 years ago
- ☆14Updated 3 years ago
- Extensible FPGA control platform☆59Updated last year
- Verilog IP Cores & Tests☆13Updated 6 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆19Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆23Updated 2 years ago
- IP Catalog for Raptor.☆12Updated 4 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- ☆19Updated 4 years ago