mwrnd / innova2_xcku15p_ddr4_bram_gpioLinks
XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA
☆19Updated last year
Alternatives and similar repositories for innova2_xcku15p_ddr4_bram_gpio
Users that are interested in innova2_xcku15p_ddr4_bram_gpio are comparing it to the libraries listed below
Sorting:
- ☆79Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- use Verilog HDL implemente bicubic interpolation in FPGA☆27Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- NVMe Controller featuring Hardware Acceleration☆95Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- ☆36Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆31Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆57Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆66Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- PNG encoder, implemented in VHDL☆23Updated last year
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆67Updated 5 months ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Verilog Ethernet Switch (layer 2)☆49Updated 2 years ago
- ☆19Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago