sopynq / huffman-encoding-coreLinks
Huffman encoding core (Vivado HLS Project)
☆12Updated 5 years ago
Alternatives and similar repositories for huffman-encoding-core
Users that are interested in huffman-encoding-core are comparing it to the libraries listed below
Sorting:
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 5 years ago
- digital recognition base on FPGA☆14Updated 5 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- understanding of cocotb (In Chinese Only)☆17Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆48Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago