sopynq / huffman-encoding-coreLinks
Huffman encoding core (Vivado HLS Project)
☆12Updated 5 years ago
Alternatives and similar repositories for huffman-encoding-core
Users that are interested in huffman-encoding-core are comparing it to the libraries listed below
Sorting:
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- Updated version of the XUP Workshops☆18Updated 6 years ago
- AHB Bus lite v3.0☆15Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- CNN accelerator☆27Updated 7 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated last year
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Updated 5 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago