sopynq / huffman-encoding-coreLinks
Huffman encoding core (Vivado HLS Project)
☆12Updated 5 years ago
Alternatives and similar repositories for huffman-encoding-core
Users that are interested in huffman-encoding-core are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- use Verilog HDL implemente bicubic interpolation in FPGA☆24Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆76Updated 3 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- ☆15Updated 2 months ago
- Computational Storage Device based on the open source project OpenSSD.☆27Updated 4 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Tutorials on HLS Design☆52Updated 5 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ☆64Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 5 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- Generic AXI master stub☆19Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago