F4nJ / Traffic-sign-recongnition-on-PYNQ-Z2View external linksLinks
☆14Aug 6, 2020Updated 5 years ago
Alternatives and similar repositories for Traffic-sign-recongnition-on-PYNQ-Z2
Users that are interested in Traffic-sign-recongnition-on-PYNQ-Z2 are comparing it to the libraries listed below
Sorting:
- PYNQ-Based MNIST with Tensorflow Lite☆21Feb 21, 2025Updated 11 months ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- ☆11Aug 5, 2023Updated 2 years ago
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Jul 1, 2020Updated 5 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 5 years ago
- 基于flutter的壁纸应用☆18Jun 16, 2021Updated 4 years ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆18Nov 26, 2020Updated 5 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- HDL implementation of a pipelined multilayer perceptron (neural network)☆17Sep 14, 2015Updated 10 years ago
- Board: PYNQ-Z2, Vitis version: 2022.1☆21Sep 2, 2024Updated last year
- ☆24Dec 3, 2021Updated 4 years ago
- A 5$ Xilinx ZYNQ development board.☆27Jan 25, 2023Updated 3 years ago
- Built a convolutional neural network on the PYNQ-Z2 platform and accelerated traffic sign recognition using FPGA.☆30Jul 11, 2025Updated 7 months ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆27Jan 17, 2022Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Dec 12, 2018Updated 7 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- 基于指纹识别和指静脉识别技术的嵌入式门禁系统，DSP硬件平台。☆32Jun 2, 2017Updated 8 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Mar 14, 2021Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆41Jun 24, 2022Updated 3 years ago
- A PYNQ image for a Zynq-7010 FPGA based board☆45Feb 5, 2022Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Jul 24, 2024Updated last year
- Low Precision(quantized) Yolov5☆46Mar 24, 2025Updated 10 months ago
- Pynq computer vision examples with an OV5640 camera☆58Mar 30, 2020Updated 5 years ago
- ☆53Apr 19, 2019Updated 6 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- ☆62Sep 22, 2022Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Nov 23, 2021Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆77Nov 6, 2023Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆76Jul 31, 2018Updated 7 years ago
- Schematics and sample projects for S9 antminer control board sold as development board☆103Nov 19, 2020Updated 5 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆87Jun 29, 2023Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Sep 23, 2020Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Oct 31, 2022Updated 3 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆148Dec 8, 2019Updated 6 years ago
- Pano Logic G2 Reverse Engineering Project☆147May 13, 2021Updated 4 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 7 years ago