64-bit MISC Architecture CPU
☆13Dec 13, 2016Updated 9 years ago
Alternatives and similar repositories for S64X7
Users that are interested in S64X7 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- ☆10Jun 11, 2018Updated 7 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible t…☆190Feb 9, 2021Updated 5 years ago
- embr's toy for playing with smartcards☆13Jul 31, 2024Updated last year
- Easy to use, lightweight and unified library for performing common microcontroller tasks☆21Apr 5, 2012Updated 14 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Jul 9, 2021Updated 4 years ago
- SEGA Genesis/Megadrive FPGA core☆13Nov 28, 2018Updated 7 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- A C preprocessor designed to be embeddable, quick, light and fully compliant to ISO Standard 9899:1999, aka ISO C99, or simply, C99☆58Mar 21, 2015Updated 11 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆19Oct 24, 2023Updated 2 years ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆15Dec 1, 2023Updated 2 years ago
- [Complete] yes(1), silly edition☆12Oct 6, 2024Updated last year
- Library and accelerator backend☆15Updated this week
- ☆64Dec 16, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- 艦これ補助ツール「七四式電子観測儀」☆19Mar 25, 2023Updated 3 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- Zigduino platform for Contiki OS☆38Aug 17, 2011Updated 14 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Jul 17, 2014Updated 11 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Amber ARM-compatible core☆16Jul 17, 2014Updated 11 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago