KestrelComputer / S64X7
64-bit MISC Architecture CPU
☆12Updated 8 years ago
Alternatives and similar repositories for S64X7:
Users that are interested in S64X7 are comparing it to the libraries listed below
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- Open Processor Architecture☆26Updated 8 years ago
- OpenFPGA☆33Updated 6 years ago
- A bit-serial CPU☆18Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Stack CPU Work In Progress☆30Updated last year
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- ☆58Updated last year
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆31Updated 14 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆23Updated last year
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated last month
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- ☆10Updated 5 years ago
- Video Effects on VGA☆14Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- GROM-8 CPU☆19Updated 7 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- ☆51Updated 7 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Project Trellis database☆13Updated last year
- Simulation VCD waveform viewer, using old Motif UI☆26Updated last year
- IRSIM switch-level simulator for digital circuits☆31Updated 9 months ago
- Efficient implementations of the transcendental functions☆26Updated 8 years ago
- ☆25Updated 6 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- Yosys Plugins☆21Updated 5 years ago
- A Verilog Synthesis Regression Test☆35Updated 10 months ago
- 16 bit RISC-V proof of concept☆21Updated 4 months ago