KestrelComputer / S64X7Links
64-bit MISC Architecture CPU
☆12Updated 8 years ago
Alternatives and similar repositories for S64X7
Users that are interested in S64X7 are comparing it to the libraries listed below
Sorting:
- A bit-serial CPU☆19Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- A very simple RISC-V ISA emulator.☆37Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 6 months ago
- ☆10Updated 5 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- Minimal microprocessor☆20Updated 7 years ago
- OpenFPGA☆34Updated 7 years ago
- Simulation VCD waveform viewer, using old Motif UI☆26Updated 2 years ago
- ☆60Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Stack CPU Work In Progress☆30Updated last year
- Icarus SIMBUS☆19Updated 5 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- Yosys Plugins☆21Updated 5 years ago
- My optimistic - yet unexpectedly successful - attempt to create a LEON3 inside my FPGA boards (ZestSC1, Pano Logic G2)☆12Updated 4 years ago
- Enigma in FPGA☆29Updated 6 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆25Updated 6 years ago
- ☆51Updated 8 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 2 weeks ago
- Yet Another VHDL tool☆31Updated 8 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆12Updated 9 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago