64-bit MISC Architecture CPU
☆13Dec 13, 2016Updated 9 years ago
Alternatives and similar repositories for S64X7
Users that are interested in S64X7 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆12Jun 11, 2018Updated 8 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible t…☆189Feb 9, 2021Updated 5 years ago
- embr's toy for playing with smartcards☆13Jul 31, 2024Updated 2 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆38Jul 9, 2021Updated 5 years ago
- SEGA Genesis/Megadrive FPGA core☆13Nov 28, 2018Updated 7 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- A C preprocessor designed to be embeddable, quick, light and fully compliant to ISO Standard 9899:1999, aka ISO C99, or simply, C99☆58Mar 21, 2015Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆23Aug 28, 2022Updated 3 years ago
- Various interface addon boards and expansions for the Glasgow Digital Interface Explorer☆19Oct 24, 2023Updated 2 years ago
- Library and accelerator backend☆15Updated this week
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- yes(1), silly edition☆12May 9, 2026Updated 3 months ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- ☆65Dec 16, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 艦これ補助ツール「七四式電子観測儀」☆19Mar 25, 2023Updated 3 years ago
- Easy to use, lightweight and unified library for performing common microcontroller tasks☆21Apr 5, 2012Updated 14 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆19Apr 17, 2021Updated 5 years ago
- Open Source Cell Library for Predictive CNFET Technology☆15Mar 12, 2026Updated 4 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- single file scheme interpreter with tail call optimization☆81Apr 16, 2019Updated 7 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆22Jul 17, 2014Updated 12 years ago
- A RISC-V CPU (Outdated: using priviledge v1.7)☆26Apr 6, 2019Updated 7 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆19Jan 28, 2022Updated 4 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆38May 28, 2026Updated 2 months ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago