KestrelComputer / S64X7Links
64-bit MISC Architecture CPU
☆12Updated 8 years ago
Alternatives and similar repositories for S64X7
Users that are interested in S64X7 are comparing it to the libraries listed below
Sorting:
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- OpenFPGA☆34Updated 7 years ago
- A bit-serial CPU☆19Updated 5 years ago
- ☆61Updated last year
- A reimplementation of a tiny stack CPU☆85Updated last year
- This is a higan/Verilator co-simulation example/framework☆50Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- MRSIC32 ISA documentation and development☆91Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆24Updated last year
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 4 months ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- ☆10Updated 5 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 6 months ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Free open source EDA tools☆66Updated 5 years ago
- ☆52Updated 8 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 2 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆18Updated 2 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 8 months ago
- A Verilog Synthesis Regression Test☆37Updated last year
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Copyleftist's Standard Cell Library☆99Updated last year
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 14 years ago