Open Source Cell Library for Predictive CNFET Technology
☆15Mar 12, 2026Updated 4 months ago
Alternatives and similar repositories for CNFET-OCL
Users that are interested in CNFET-OCL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MoSAIC: Modular system for Acceleration Integration MoSAIC☆10Updated this week
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Data exchange for transistor objects generated and managed with Transistor_Database☆12Apr 15, 2026Updated 3 months ago
- C/C++外卖派送系统：适当的采用了数据结构，采用模块化分层化的设计方式，具有层次性，每个模块独立性较好。所有的键盘输入都是字符串格式，所有的输入在判断是否合理之后进行操作或者给出相应提示，派送时采用了动态派送的派送模式，故健壮性足够稳定☆13Mar 13, 2021Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Rust-based LEF and DEF file viewer☆15Mar 13, 2026Updated 4 months ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆25Jan 27, 2023Updated 3 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- PiNN2 is a easy-to-use framework for device compact modeling using physics-inspired neural networks☆16Jan 28, 2019Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- CAN Protocol Controller☆43Jul 17, 2014Updated 12 years ago
- SixtySecondsCV☆15Jul 23, 2020Updated 5 years ago
- BoltzTraP_Tools is an interface written using Python 2 language. It allows to parse and plot BoltzTraP output DATA☆19Mar 7, 2021Updated 5 years ago
- Library of corner stitching structure☆19Jun 3, 2015Updated 11 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- ☆58Mar 10, 2025Updated last year
- Solving an Analytic Continuation problem with a deep Artificial Neural Network (ANN)☆20Jul 29, 2019Updated 6 years ago
- Compile & Run Quantum Intermediate Representation (QIR) Programs on Rigetti Quantum Cloud Services (QCS)☆12Oct 1, 2025Updated 9 months ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Free Decimal Correspondence☆15Mar 24, 2022Updated 4 years ago
- ☆13Apr 25, 2021Updated 5 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆18Apr 17, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆40May 8, 2025Updated last year
- A Tutorial on Optimal Control and Reinforcement Learning methods for Quantum Technologies, notebooks☆19Apr 16, 2024Updated 2 years ago
- Python iterface for Cadence LEF/DEF parser.☆37Oct 31, 2023Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 4 years ago
- ☆17Updated this week
- Scalable HW-Aware Training for Analog In-Memory Computing☆47Updated this week
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 12 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Docker recipe to build a CentOS GNU/Linux image☆16Mar 31, 2022Updated 4 years ago
- ☆30Jun 18, 2026Updated last month
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 5 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- JARVIS-AIMS workshop☆22Jul 22, 2025Updated 11 months ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆21Feb 16, 2013Updated 13 years ago
- ☆10Mar 4, 2020Updated 6 years ago