Open Source Cell Library for Predictive CNFET Technology
☆18Mar 12, 2026Updated 7 months ago
Alternatives and similar repositories for CNFET-OCL
Users that are interested in CNFET-OCL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Feb 5, 2026Updated 8 months ago
- 2022 NTU PD PA Fixed-outline Floorplanning☆13Sep 4, 2022Updated 4 years ago
- 助记词碰撞器下载/私钥碰撞器下载☆11Mar 12, 2025Updated last year
- MoSAIC: Modular system for Acceleration Integration MoSAIC☆10Jul 16, 2026Updated 3 months ago
- C/C++外卖派送系统：适当的采用了数据结构，采用模块化分层化的设计方式，具有层次性，每个模块独立性较好。所有的键盘输入都是字符串格式，所有的输入在判断是否合理之后进行操作或者给出相应提示，派送时采用了动态派送的派送模式，故健壮性足够稳定☆13Mar 13, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Rust-based LEF and DEF file viewer☆15Mar 13, 2026Updated 7 months ago
- Data exchange for transistor objects generated and managed with Transistor_Database☆12Apr 15, 2026Updated 6 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- This module provides a low level Hardware Abstraction Layer for Intel specific hardware.☆13Sep 21, 2026Updated last month
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆28Jan 27, 2023Updated 3 years ago
- ☆15May 6, 2026Updated 5 months ago
- BoltzTraP_Tools is an interface written using Python 2 language. It allows to parse and plot BoltzTraP output DATA☆19Mar 7, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PiNN2 is a easy-to-use framework for device compact modeling using physics-inspired neural networks☆16Jan 28, 2019Updated 7 years ago
- CAN Protocol Controller☆43Jul 17, 2014Updated 12 years ago
- A multi-purpose extensible self-adaptive evolutionary tool☆14Aug 14, 2024Updated 2 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Pytorch implementation of the paper "Comprehensive Compact Phenomenological Modeling of Integrated Metal-Oxide Memristors" (https://ieeex…☆11Oct 22, 2023Updated 3 years ago
- The QIR Execution Engine library provides interfaces for easily processing Quantum Intermediate Representation code using the LLVM execut…☆14May 5, 2026Updated 5 months ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆43Jun 3, 2020Updated 6 years ago
- Compile & Run Quantum Intermediate Representation (QIR) Programs on Rigetti Quantum Cloud Services (QCS)☆12Oct 1, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Library of corner stitching structure☆20Jun 3, 2015Updated 11 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 8 years ago
- This project is a software toolchain for memristor-based compute-in-memory (CIM) systems.☆13Jul 8, 2025Updated last year
- Solving an Analytic Continuation problem with a deep Artificial Neural Network (ANN)☆20Jul 29, 2019Updated 7 years ago
- Free Decimal Correspondence☆16Mar 24, 2022Updated 4 years ago
- ☆17Oct 17, 2026Updated last week
- A Tutorial on Optimal Control and Reinforcement Learning methods for Quantum Technologies, notebooks☆19Apr 16, 2024Updated 2 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog-A implementation of MOSFET model BSIM4.8☆16Oct 4, 2019Updated 7 years ago
- ☆13Apr 25, 2021Updated 5 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- JARVIS-AIMS workshop☆22Jul 22, 2025Updated last year
- RISC-V-5 stage pipelined in verilog☆12Jul 24, 2020Updated 6 years ago
- SixtySecondsCV☆16Jul 23, 2020Updated 6 years ago
- ☆64Mar 10, 2025Updated last year