Open Source Cell Library for Predictive CNFET Technology
☆15Mar 12, 2026Updated 4 months ago
Alternatives and similar repositories for CNFET-OCL
Users that are interested in CNFET-OCL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MoSAIC: Modular system for Acceleration Integration MoSAIC☆10Jul 16, 2026Updated 3 weeks ago
- Data exchange for transistor objects generated and managed with Transistor_Database☆12Apr 15, 2026Updated 3 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- C/C++外卖派送系统:适当的采用了数据结构,采用模块化分层化的设计方式,具有层次性,每个模块独立性较好。所有的键盘输入都是字符串格式,所有的输入在判断是否合理之后进行操作或者给出相应提示,派送时采用了动态派送的派送模式,故健壮性足够稳定☆13Mar 13, 2021Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Rust-based LEF and DEF file viewer☆15Mar 13, 2026Updated 4 months ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆26Jan 27, 2023Updated 3 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- CAN Protocol Controller☆43Jul 17, 2014Updated 12 years ago
- SixtySecondsCV☆15Jul 23, 2020Updated 6 years ago
- BoltzTraP_Tools is an interface written using Python 2 language. It allows to parse and plot BoltzTraP output DATA☆19Mar 7, 2021Updated 5 years ago
- Library of corner stitching structure☆19Jun 3, 2015Updated 11 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PiNN2 is a easy-to-use framework for device compact modeling using physics-inspired neural networks☆16Jan 28, 2019Updated 7 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Python port of xsection script for KLayout☆18Jul 1, 2026Updated last month
- Solving an Analytic Continuation problem with a deep Artificial Neural Network (ANN)☆20Jul 29, 2019Updated 7 years ago
- Compile & Run Quantum Intermediate Representation (QIR) Programs on Rigetti Quantum Cloud Services (QCS)