Alternatives and similar repositories for PSAT

Users that are interested in PSAT are comparing it to the libraries listed below

• lnestor / sat_attack
  A basic implementation of a SAT attack on logic locking.
  ☆12Updated 4 years ago
• circuitgraph / logiclocking
  Lock circuitgraphs using various logic locking techniques
  ☆10Updated 2 years ago
• aneeshkandi14 / ascon-hw-public
  ☆21Updated last year
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆89Updated last year
• ucb-bar / sha3
  ☆80Updated last year
• jpsety / verilog_benchmark_circuits
  EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog
  ☆28Updated 5 years ago
• nbulsi / also
  A logic synthesis tool
  ☆81Updated 2 weeks ago
• NTU-LaDS-II / FAN_ATPG
  FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool
  ☆94Updated 2 months ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆155Updated 10 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆209Updated 6 months ago
• hsluoyz / Atalanta
  Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.
  ☆83Updated last year
• The-OpenROAD-Project / asap7
  ☆188Updated 6 months ago
• dillonhuff / ahaHLS
  An open source high level synthesis (HLS) tool built on top of LLVM
  ☆124Updated last year
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated last month
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆36Updated last month
• chipsalliance / aib-phy-hardware
  Advanced Interface Bus (AIB) die-to-die hardware open source
  ☆140Updated last year
• ncsu-eda / FreePDK3
  ☆172Updated 4 years ago
• spider-tronix / Standard-Cell-Characterization
  Open Source tool to build liberty files and for Characterizing Standard Cells.
  ☆27Updated 4 years ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆114Updated last week
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆340Updated this week
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆97Updated 3 years ago
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆264Updated 3 weeks ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆292Updated 4 months ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆33Updated 8 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆197Updated last year
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆156Updated 2 months ago
• csail-csg / pyverilator
  Python wrapper for verilator model
  ☆88Updated last year
• esl-epfl / x-heep
  eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V
  ☆214Updated this week
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆46Updated 2 weeks ago