Alternatives and similar repositories for HardwareTrojanLab

Users that are interested in HardwareTrojanLab are comparing it to the libraries listed below

• IamVNIE / Hardware-Security
  Hardware Security Labs
  ☆30Updated 8 years ago
• stffrdhrn / uart
  Verilog uart receiver and transmitter modules for De0 Nano
  ☆18Updated 11 years ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆39Updated 10 months ago
• GOOD-Stuff / FPGA-SPI-Flash
  Various projects of SPI loader module for xilinx fpga
  ☆33Updated 5 years ago
• Crimsonninja / senior_design_puf
  Repository to store all design and testbench files for Senior Design
  ☆22Updated 5 years ago
• andrewattwood / fuserisc
  Dual RISC-V DISC with integrated eFPGA
  ☆18Updated 4 years ago
• ZipCPU / videozip
  A ZipCPU SoC for the Nexys Video board supporting video functionality
  ☆19Updated last year
• iic-jku / radio-frequency-integrated-circuits
  RFIC design course developed at Johannes Kepler University, Department for Integrated Circuits
  ☆26Updated 3 weeks ago
• betrusted-io / gateware
  IP submodules, formatted for easier CI integration
  ☆30Updated 3 months ago
• shiva-t / Elliptical-Curve-Cryptography-FPGA
  Implementation of ECC on FPGA-Zynq7000 SoC
  ☆19Updated 6 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆52Updated 4 years ago
• bharathk005 / Verilog_projects
  HDMI + GPU-pipeline + FFT
  ☆14Updated 9 years ago
• AbhishekTaur / System-Verilog-Practice
  Repository for system verilog labs from cadence
  ☆14Updated 5 years ago
• ecelab-org / Split-Chip_authentication
  An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.
  ☆17Updated 6 years ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆53Updated 5 years ago
• ATaylorCEngFIET / introduction_to_vivado
  ☆21Updated 2 years ago
• FPGANinjas / nitefury_pcie_xdma_ddr
  Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
  ☆18Updated 3 years ago
• alexforencich / verilog-ft245
  Verilog FT245 to AXI stream interface
  ☆29Updated 7 years ago
• siamumar / BIST_PUF_TRNG
  A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators
  ☆24Updated 8 years ago
• fatestudio / RSA4096
  4096bit RSA project, with verilog code, python test code, etc
  ☆47Updated 6 years ago
• michaelk99 / SKY130_CT-DSM
  A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…
  ☆11Updated 6 months ago
• PacoReinaCampo / verilog2vhdl
  Hardware Description Language Translator
  ☆18Updated last week
• p4r4xor / Montgomery1024
  Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation
  ☆12Updated 6 years ago
• SymbioticEDA / getting-started-FV
  ☆18Updated 5 years ago
• iammituraj / fifo
  Synchronous FIFOs designed in Verilog/System Verilog.
  ☆24Updated 3 weeks ago
• b224hisl / rioschip
  ☆33Updated 3 years ago
• prashanthjonna / Physical-Design-of-ASICs
  TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.
  ☆17Updated 4 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆63Updated 5 years ago
• ultraembedded / core_usb_bridge
  USB -> AXI Debug Bridge
  ☆41Updated 4 years ago
• secworks / trng
  True Random Number Generator core implemented in Verilog.
  ☆78Updated 5 years ago