Yujie-Cui / WB-channelsLinks
☆11Updated 3 years ago
Alternatives and similar repositories for WB-channels
Users that are interested in WB-channels are comparing it to the libraries listed below
Sorting:
- ☆19Updated 2 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- ☆35Updated 4 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 8 months ago
- ☆25Updated 2 years ago
- ☆32Updated 5 years ago
- Experiments for gem5art paper☆9Updated 3 years ago
- MIRAGE (USENIX Security 2021)☆13Updated last year
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆23Updated last year
- ☆12Updated 5 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆30Updated 2 years ago
- Reload+Refresh PoC☆14Updated 5 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- MESIF cache coherency protocol for the GEM5 simulator☆14Updated 9 years ago
- ☆17Updated 4 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆52Updated 5 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆48Updated 5 years ago
- ☆12Updated 4 years ago
- Gem5 implementation of Pinned Loads: Taming Speculative Loads in Secure Processors☆9Updated 2 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆34Updated 4 years ago
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- ☆11Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 3 months ago