cucapra / patronusLinks
work in progress, playing around with btor2 in rust
☆11Updated last week
Alternatives and similar repositories for patronus
Users that are interested in patronus are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- ☆13Updated 4 years ago
- ☆19Updated 11 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last week
- FPGA synthesis tool powered by equality saturation and program synthesis.☆12Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 2 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14Updated 3 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 months ago
- FPGA synthesis tool powered by program synthesis☆49Updated last month
- Random Generator of Btor2 Files☆10Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 6 months ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆13Updated 3 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- Verilog AST☆21Updated last year
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 3 weeks ago
- Fast Symbolic Repair of Hardware Design Code☆24Updated 5 months ago
- Integer Multiplier Generator for Verilog☆23Updated last year
- ☆12Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 9 months ago
- ☆10Updated 3 years ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- 21st century electronic design automation tools, written in Rust.☆30Updated last week