cucapra / patronusLinks
work in progress, playing around with btor2 in rust
☆11Updated last week
Alternatives and similar repositories for patronus
Users that are interested in patronus are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆25Updated last year
- FPGA synthesis tool powered by equality saturation and program synthesis.☆12Updated last month
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- ☆19Updated 10 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated 11 months ago
- ☆13Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 2 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆14Updated 6 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 8 months ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆48Updated last week
- Random Generator of Btor2 Files☆10Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated 2 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated this week
- ☆11Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- RTLCheck☆22Updated 6 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Tools for manipulating CHC and related files☆14Updated 2 years ago
- Verilog AST☆21Updated last year
- ☆14Updated 2 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- ☆12Updated 11 months ago
- Fast Symbolic Repair of Hardware Design Code☆23Updated 4 months ago
- CHERI-RISC-V model written in Sail☆59Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago