The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.
☆69Dec 1, 2022Updated 3 years ago
Alternatives and similar repositories for CEP
Users that are interested in CEP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Feb 9, 2022Updated 4 years ago
- SMT Attack☆23Mar 5, 2021Updated 5 years ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 3 years ago
- GitHub Repository for the HW CWE SIG☆17Apr 27, 2026Updated 3 weeks ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆52Jul 21, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Nov 2, 2023Updated 2 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 11 months ago
- Tools for working with circuits as graphs in python☆129Nov 17, 2023Updated 2 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆72May 14, 2025Updated last year
- Demo SoC for SiliconCompiler.☆63Mar 29, 2026Updated last month
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14May 13, 2026Updated last week
- Open Source Detailed Placement engine☆13Feb 19, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- Top-level repository including all relevant BESSPIN repository☆28Jan 3, 2022Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Source for openrisc.io☆13Jun 29, 2025Updated 10 months ago
- Primary GIT Repository for the Zephyr Project☆12May 11, 2026Updated last week
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆148Jul 23, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Jul 3, 2020Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- A Rocket-Chip with a Dynamically Randomized LLC☆14Sep 18, 2024Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆412May 12, 2026Updated last week
- ☆26Jun 27, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆16Mar 3, 2026Updated 2 months ago
- ☆12May 20, 2021Updated 5 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 3 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- Work towards a "golden model" of the RISC-V calling convention(s)☆10Oct 2, 2017Updated 8 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆115Sep 18, 2023Updated 2 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year