mit-ll / CEPLinks
The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely available components.
☆66Updated 2 years ago
Alternatives and similar repositories for CEP
Users that are interested in CEP are comparing it to the libraries listed below
Sorting:
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- ☆67Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆86Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆125Updated 5 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- FPGA tool performance profiling☆102Updated last year
- A SystemVerilog source file pickler.☆60Updated last year
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- ☆80Updated last year
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- ☆44Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- RISC-V Verification Interface☆108Updated this week
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- OmniXtend cache coherence protocol☆82Updated 4 months ago