socsecresearch / SoC_Vulnerability_BenchmarksLinks
☆11Updated 8 months ago
Alternatives and similar repositories for SoC_Vulnerability_Benchmarks
Users that are interested in SoC_Vulnerability_Benchmarks are comparing it to the libraries listed below
Sorting:
- Extracts specified data from a VCD file into CSV form☆10Updated 5 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆13Updated 2 months ago
- IOPMP IP☆21Updated 5 months ago
- ☆71Updated last month
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Updated last year
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated 3 weeks ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 5 years ago
- HW Design Collateral for Caliptra RoT IP☆124Updated this week
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆23Updated 2 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆48Updated 2 years ago
- ☆26Updated 8 months ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- The OpenPiton Platform☆17Updated last year
- A demo system for Ibex including debug support and some peripherals☆85Updated last month
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆12Updated 2 years ago
- RISC-V Nox core☆71Updated 5 months ago
- Side-channel analysis setup for OpenTitan☆37Updated last month
- Instruction and files for porting Arm DesignStart to CW305.☆15Updated 2 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆76Updated 3 weeks ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆67Updated 3 years ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆69Updated 2 months ago
- Hardware abstraction library☆43Updated last week
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆51Updated this week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆143Updated last week
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Updated last year
- Test dashboard for verification features in Verilator☆28Updated this week
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago