socsecresearch / SoC_Vulnerability_BenchmarksLinks
☆11Updated 7 months ago
Alternatives and similar repositories for SoC_Vulnerability_Benchmarks
Users that are interested in SoC_Vulnerability_Benchmarks are comparing it to the libraries listed below
Sorting:
- Extracts specified data from a VCD file into CSV form☆10Updated 5 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆13Updated last month
- IOPMP IP☆21Updated 4 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆25Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆94Updated last year
- HW Design Collateral for Caliptra RoT IP☆118Updated this week
- Side-channel analysis setup for OpenTitan☆37Updated last month
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- ☆26Updated 8 months ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- ☆71Updated 2 weeks ago
- A demo system for Ibex including debug support and some peripherals☆82Updated last month
- CVA6 SDK containing RISC-V tools and Buildroot☆75Updated last month
- An open silicon CHERIoT Ibex microcontroller chip☆16Updated 6 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- ☆58Updated 8 months ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆15Updated 3 weeks ago
- The OpenPiton Platform☆17Updated last year
- Hardware abstraction library☆43Updated this week
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 3 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆12Updated 2 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆23Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 3 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆48Updated 2 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆21Updated last year