☆12Apr 25, 2025Updated 10 months ago
Alternatives and similar repositories for SoC_Vulnerability_Benchmarks
Users that are interested in SoC_Vulnerability_Benchmarks are comparing it to the libraries listed below
Sorting:
- ☆14Apr 29, 2024Updated last year
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆21Mar 25, 2025Updated 11 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- Secbench is an open-source framework for hardware security characterization☆22Jan 15, 2026Updated last month
- A testbed for RISCV vulnerable binaries that aims to produce meaningful fingerprints recognizable by a Control Flow integrity Machine Lea…☆18Mar 1, 2024Updated 2 years ago
- OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.☆15Jun 26, 2020Updated 5 years ago
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- A training platform with different Scenarios of CTF Web Challenges☆27Apr 11, 2021Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆36Dec 14, 2021Updated 4 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆79Jan 28, 2026Updated last month
- Scapy hands-on☆36Nov 16, 2023Updated 2 years ago
- ☆115Nov 30, 2025Updated 3 months ago
- Lock circuitgraphs using various logic locking techniques☆11May 2, 2023Updated 2 years ago
- ☆15Feb 15, 2022Updated 4 years ago
- ☆13Aug 7, 2025Updated 6 months ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago
- OpenCCA: An Open Framework to Enable Arm CCA Research☆20Sep 10, 2025Updated 5 months ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- A tool for formally verifying constant-time software against hardware 🕰️☆14Feb 1, 2025Updated last year
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- LEC - Logic Equivalence Checking - Formal Verification☆33Updated this week
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆12Feb 23, 2026Updated last week
- Rust API for the STM32F0 micro controller☆18Aug 7, 2018Updated 7 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆12Nov 12, 2023Updated 2 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆49Updated this week
- ☆14Sep 3, 2024Updated last year
- ☆13Jul 25, 2024Updated last year
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆21Dec 19, 2025Updated 2 months ago
- OFDM implementation for GNURadio using UHD☆12Sep 27, 2011Updated 14 years ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 7 months ago
- Sphinx theme for Renku documentation.☆12Jan 26, 2026Updated last month
- ☆17Nov 14, 2022Updated 3 years ago
- Small and lightweight x86-64 VBR bootkit for research purposes☆10Dec 7, 2022Updated 3 years ago