Bucknalla / ip_cores
Verilog IP Cores & Tests
☆11Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for ip_cores
- Xilinx IP repository☆13Updated 6 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 3 months ago
- ☆12Updated 3 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 5 years ago
- VHDL PCIe Transceiver☆26Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆15Updated last year
- SDRAM controller for MIPSfpga+ system☆20Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- Wishbone interconnect utilities☆37Updated 5 months ago
- ☆13Updated 3 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- IP Cores that can be used within Vivado☆24Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆30Updated 2 months ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆14Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 4 months ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆25Updated 2 weeks ago
- Extensible FPGA control platform☆54Updated last year
- ☆24Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆13Updated 7 years ago