Bucknalla / ip_coresLinks
Verilog IP Cores & Tests
☆13Updated 7 years ago
Alternatives and similar repositories for ip_cores
Users that are interested in ip_cores are comparing it to the libraries listed below
Sorting:
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 11 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Testbenches for HDL projects☆21Updated last week
- Xilinx IP repository☆13Updated 7 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- ☆19Updated 4 years ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last week
- ☆30Updated 8 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- ☆36Updated 5 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago