Bucknalla / ip_coresLinks
Verilog IP Cores & Tests
☆13Updated 7 years ago
Alternatives and similar repositories for ip_cores
Users that are interested in ip_cores are comparing it to the libraries listed below
Sorting:
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Updated 7 years ago
- Xilinx IP repository☆13Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- ☆18Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 10 months ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last month
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Testbenches for HDL projects☆20Updated last week
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 2 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- ☆36Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- an sata controller using smallest resource.☆16Updated 11 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆15Updated 7 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Updated 7 years ago
- ☆30Updated 8 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago