Bucknalla / ip_coresLinks
Verilog IP Cores & Tests
☆13Updated 7 years ago
Alternatives and similar repositories for ip_cores
Users that are interested in ip_cores are comparing it to the libraries listed below
Sorting:
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 7 years ago
- Xilinx IP repository☆13Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 8 months ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Testbenches for HDL projects☆19Updated this week
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- ☆19Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆26Updated 5 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆12Updated 6 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- ☆30Updated 8 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 6 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- ☆31Updated last year
- MMC (and derivative standards) host controller☆24Updated 4 years ago