Bucknalla / ip_cores
Verilog IP Cores & Tests
☆13Updated 6 years ago
Alternatives and similar repositories for ip_cores:
Users that are interested in ip_cores are comparing it to the libraries listed below
- ☆14Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆15Updated 2 months ago
- Xilinx IP repository☆13Updated 6 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 weeks ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated this week
- JESD204b modules in VHDL☆29Updated 5 years ago
- ☆27Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- Extensible FPGA control platform☆57Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆16Updated last year
- Repository containing the DSP gateware cores☆12Updated 4 months ago
- ☆18Updated 3 years ago
- SDRAM controller for MIPSfpga+ system☆22Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆14Updated 6 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- 1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)☆18Updated 10 years ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Updated 7 years ago
- ☆28Updated 7 years ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- VHDL PCIe Transceiver☆26Updated 4 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago