Bucknalla / ip_coresLinks
Verilog IP Cores & Tests
☆13Updated 7 years ago
Alternatives and similar repositories for ip_cores
Users that are interested in ip_cores are comparing it to the libraries listed below
Sorting:
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Xilinx IP repository☆13Updated 7 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆15Updated 6 years ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated last week
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Repository containing the DSP gateware cores☆13Updated last month
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 9 months ago
- ☆19Updated 4 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 6 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- USB Full Speed PHY☆45Updated 5 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- ☆32Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago