tum-ei-eda / vrtlmodLinks
vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/Clang-Tools and generates a fault injection API.
☆13Updated last year
Alternatives and similar repositories for vrtlmod
Users that are interested in vrtlmod are comparing it to the libraries listed below
Sorting:
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆27Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated 8 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆65Updated 7 months ago
- ☆73Updated this week
- Hardware Formal Verification☆15Updated 5 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆36Updated 3 weeks ago
- ☆10Updated 3 years ago
- The multi-core cluster of a PULP system.☆108Updated last week
- Simple runtime for Pulp platforms☆49Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆177Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 3 months ago
- Next generation CGRA generator☆113Updated this week
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- ☆16Updated 2 years ago
- RISC-V Verification Interface☆102Updated 3 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 4 years ago
- CGRA framework with vectorization support.☆35Updated this week
- ☆81Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated 2 weeks ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 3 months ago