vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/Clang-Tools and generates a fault injection API.
☆20Mar 28, 2026Updated 5 months ago
Alternatives and similar repositories for vrtlmod
Users that are interested in vrtlmod are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆21Jul 21, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Updated this week
- Hardened RISC-V core☆17May 4, 2026Updated 3 months ago
- The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…☆16Aug 3, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Updated this week
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆14May 16, 2024Updated 2 years ago
- 基于FPGA量化的人脸口罩检测☆23Aug 24, 2021Updated 5 years ago
- ☆16Nov 9, 2025Updated 9 months ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆36Mar 13, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- Simple UVM environment for experimenting with Verilator.☆44Aug 1, 2026Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆133Updated this week
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆15Aug 25, 2023Updated 3 years ago
- Rust rewrite of BOCHS emulator☆30Aug 6, 2026Updated 3 weeks ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆27Dec 20, 2022Updated 3 years ago
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated 3 weeks ago
- ☆19Oct 3, 2024Updated last year
- How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs☆62Aug 9, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A tiny 3-stage RISC-V core written in Chisel.☆17Apr 14, 2023Updated 3 years ago
- All In One Script Installer for Rabbit Sky☆11Nov 13, 2021Updated 4 years ago
- ☆13Jul 24, 2018Updated 8 years ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- An example of how to create a p2 composite update site during the build☆11Oct 18, 2019Updated 6 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 5 months ago
- Minimal startup code + Makefile for building bare-metal C programs for Cortex-M4☆11Jul 26, 2016Updated 10 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Twitch client with Discord Rich Presence support☆10Jan 19, 2023Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- Example of how to use UVM with Verilator☆46Apr 20, 2026Updated 4 months ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆104Jul 30, 2022Updated 4 years ago