tum-ei-eda / vrtlmodLinks
vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/Clang-Tools and generates a fault injection API.
☆13Updated last year
Alternatives and similar repositories for vrtlmod
Users that are interested in vrtlmod are comparing it to the libraries listed below
Sorting:
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆18Updated 3 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆36Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆12Updated 9 months ago
- Hardware Formal Verification☆15Updated 5 years ago
- The multi-core cluster of a PULP system.☆108Updated last week
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- ☆76Updated last week
- RISC-V Virtual Prototype☆44Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- RISC-V Verification Interface☆103Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆10Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆183Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last week
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 4 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated last month
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆31Updated last year
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆87Updated 11 months ago
- Simple runtime for Pulp platforms☆49Updated last month
- Simple UVM environment for experimenting with Verilator.☆24Updated 2 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆16Updated 2 years ago
- A tool for synthesizing Verilog programs☆102Updated last month