vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/Clang-Tools and generates a fault injection API.
☆19Mar 28, 2026Updated last month
Alternatives and similar repositories for vrtlmod
Users that are interested in vrtlmod are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆18May 8, 2026Updated 2 weeks ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 基于FPGA量化的人脸口罩检测☆23Aug 24, 2021Updated 4 years ago
- VGA LCD Core (OpenCores)☆15May 22, 2018Updated 8 years ago
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago
- ☆25Jun 23, 2024Updated last year
- ☆15Mar 27, 2026Updated last month
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 3 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- SPI Protocol Driver for TI CC1101 based RF communication modules.☆10Oct 30, 2015Updated 10 years ago
- How to download & install qemu a toolchain suitable for building and running freestanding RISC-V C/C++ programs☆60Jun 9, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆26Dec 20, 2022Updated 3 years ago
- ☆18Oct 3, 2024Updated last year
- ☆23Oct 7, 2025Updated 7 months ago
- ☆10Jan 3, 2022Updated 4 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- There is segmentation fault of VCS which should be fixed.☆44Sep 19, 2023Updated 2 years ago
- ☆20Apr 8, 2026Updated last month
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog & Verilog Module I/O parser and printer☆26Updated this week
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- Pipelined RISC-V CPU☆27Jun 9, 2021Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- ☆11Dec 15, 2023Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆51Aug 24, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆16Dec 4, 2021Updated 4 years ago
- wafer.space GF180MCU Run 1☆30Apr 27, 2026Updated 3 weeks ago
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 4 years ago
- ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.☆39Feb 22, 2026Updated 3 months ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.☆14Jun 26, 2020Updated 5 years ago
- Fast TLB simulator for RISC-V systems☆16May 16, 2019Updated 7 years ago