tum-ei-eda / vrtlmod
vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/Clang-Tools and generates a fault injection API.
☆13Updated 4 months ago
Alternatives and similar repositories for vrtlmod:
Users that are interested in vrtlmod are comparing it to the libraries listed below
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f …☆26Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆62Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆99Updated 9 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- ☆40Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 4 months ago
- A SystemVerilog source file pickler.☆54Updated 3 months ago
- SystemVerilog frontend for Yosys☆68Updated last week
- (System)Verilog to Chisel translator☆109Updated 2 years ago
- HLS for Networks-on-Chip☆32Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆114Updated last week
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- ☆12Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- ☆77Updated 2 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆25Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆25Updated 3 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year