vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/Clang-Tools and generates a fault injection API.
☆20Mar 28, 2026Updated 5 months ago
Alternatives and similar repositories for vrtlmod
Users that are interested in vrtlmod are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆22Jul 21, 2026Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 11, 2026Updated last week
- Hardened RISC-V core☆18May 4, 2026Updated 4 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Sep 5, 2026Updated 2 weeks ago
- understanding of cocotb （In Chinese Only）☆22Jun 10, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Sep 15, 2026Updated last week
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- Coverview☆35Sep 10, 2026Updated last week
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆18Dec 3, 2021Updated 4 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆14May 16, 2024Updated 2 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- OpenCL version of Kaktwoos; Mine cacti with 0xA presses☆10Jun 16, 2022Updated 4 years ago
- 基于FPGA量化的人脸口罩检测☆23Aug 24, 2021Updated 5 years ago
- ☆16Nov 9, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a simple header-only json serialization solution for c++ based on picojson☆13Dec 25, 2016Updated 9 years ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆36Mar 13, 2026Updated 6 months ago
- Benchmark suite for studying the performance of JavaScript and WebCL for numerical computation☆24Mar 24, 2020Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- ☆25Jun 23, 2024Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆15Aug 25, 2023Updated 3 years ago
- Rust rewrite of BOCHS emulator☆30Updated this week
- ☆20Oct 3, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13Jul 24, 2018Updated 8 years ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- An example of how to create a p2 composite update site during the build☆11Oct 18, 2019Updated 6 years ago
- Branch Predictor Optimization for BlackParrot☆15Mar 24, 2024Updated 2 years ago
- ☆10Jan 3, 2022Updated 4 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 2 months ago
- ☆47Sep 8, 2026Updated 2 weeks ago
- Twitch client with Discord Rich Presence support☆10Jan 19, 2023Updated 3 years ago
- Example of how to use UVM with Verilator☆48Apr 20, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆105Jul 30, 2022Updated 4 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆14Nov 2, 2023Updated 2 years ago
- Pumpkin with a Hole☆10Oct 1, 2025Updated 11 months ago
- Digital Waveform Viewer☆17Jul 11, 2026Updated 2 months ago