vRTLmod modifies Verilator generated RTL simulation code for faul-injection purposes. It transforms source code with the help of LLVM/Clang-Tools and generates a fault injection API.
☆20Mar 28, 2026Updated 4 months ago
Alternatives and similar repositories for vrtlmod
Users that are interested in vrtlmod are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- an attempt to implement CRYSTALS-Kyber PQC to Verilog☆12Jan 9, 2025Updated last year
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆21Jul 21, 2026Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Jul 22, 2026Updated 3 weeks ago
- Automatic Software-based Protection and Integrity Suite☆25Jul 27, 2026Updated 2 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…☆16Aug 3, 2022Updated 4 years ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆20Updated this week
- download from opencores.org☆18May 4, 2018Updated 8 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆26May 23, 2026Updated 2 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Coverview☆33Updated this week
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆17Dec 3, 2021Updated 4 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆14May 16, 2024Updated 2 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a simple header-only json serialization solution for c++ based on picojson☆13Dec 25, 2016Updated 9 years ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆36Mar 13, 2026Updated 5 months ago
- Benchmark suite for studying the performance of JavaScript and WebCL for numerical computation☆24Mar 24, 2020Updated 6 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- Simple UVM environment for experimenting with Verilator.☆44Aug 1, 2026Updated last week
- ☆15Mar 27, 2026Updated 4 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆15Aug 25, 2023Updated 2 years ago
- Rust rewrite of BOCHS emulator☆30Aug 6, 2026Updated last week
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆27Dec 20, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Scalable Interface for RISC-V ISA Extensions☆26Updated this week
- All In One Script Installer for Rabbit Sky☆11Nov 13, 2021Updated 4 years ago
- ☆13Jul 24, 2018Updated 8 years ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- An example of how to create a p2 composite update site during the build☆11Oct 18, 2019Updated 6 years ago
- RISC-V Double Trap Fast-Track Extension☆15Mar 10, 2026Updated 5 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- ☆47Jul 31, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Twitch client with Discord Rich Presence support☆10Jan 19, 2023Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated 3 months ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- There is segmentation fault of VCS which should be fixed.☆46Sep 19, 2023Updated 2 years ago