AVR CPU Core Implementation in Verilog HDL.
☆14Oct 28, 2018Updated 7 years ago
Alternatives and similar repositories for avr_cpu
Users that are interested in avr_cpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago
- Mostly AVR compatible FPGA soft-core☆30Sep 30, 2021Updated 4 years ago
- Amber ARM-compatible core☆16Jul 17, 2014Updated 11 years ago
- PulseRain RISC-V board manager package for Arduino IDE☆13Mar 15, 2022Updated 4 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆65Nov 16, 2013Updated 12 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- PID controller☆25Jul 17, 2014Updated 11 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆20Jun 20, 2022Updated 3 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11May 29, 2021Updated 4 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆16Apr 17, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Illustration of Rust await syntax alternatives☆13May 5, 2019Updated 6 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- Implementation of Read-Log-Update in Rust☆11Jan 8, 2020Updated 6 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- Toying around virtualising macOS for development purposes☆11Aug 25, 2020Updated 5 years ago
- Y80e - Z80/Z180 compatible processor extended by eZ80 instructions☆21Jul 17, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- basic example of litex on colorLight 5A-75B based on fpga_101/lab004☆38Jan 11, 2023Updated 3 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆23Jan 27, 2023Updated 3 years ago
- Typescript headless WoW client for 3.3.5☆10Sep 19, 2022Updated 3 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆17Jan 28, 2022Updated 4 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- RGB to YPbPr converter☆13Jun 19, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simple tool for modifying and searching yaml files while keeping the original file formatting.☆12Dec 26, 2022Updated 3 years ago
- Zig built against xtensa fork of LLVM for targetting ESP32☆12Jul 21, 2020Updated 5 years ago
- GBATEK Markdown Fork, GBA only☆11Oct 16, 2019Updated 6 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 4 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.☆19Jul 29, 2015Updated 10 years ago
- usbip daemon ported on top of libusb, no kernel drivers required☆16Oct 22, 2019Updated 6 years ago
- Historical archive of GCARS-CS☆10Dec 21, 2021Updated 4 years ago