Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.
☆21May 28, 2021Updated 5 years ago
Alternatives and similar repositories for uart_RTL_to_GDSII
Users that are interested in uart_RTL_to_GDSII are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆20Dec 1, 2023Updated 2 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆19Oct 24, 2021Updated 5 years ago
- RTL to GDS via Cadence Tools☆20May 17, 2022Updated 4 years ago
- cadence flow for genus and innovus with UPF added.☆18Jul 3, 2021Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆73Jun 25, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Using Xilinx Vitis, Vivado and Vitis HLS design program and running on Xilinx ZCU104 board☆13Sep 22, 2022Updated 4 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 4 years ago
- Innovus backend scripts☆20Jun 20, 2022Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆141Feb 22, 2024Updated 2 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 3 years ago
- A Bitcoin mining ASIC☆12Dec 2, 2022Updated 3 years ago
- ☆24Sep 26, 2025Updated last year
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Static Timing Analysis Full Course☆78Jan 14, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆33Feb 28, 2024Updated 2 years ago
- The template for VLSI project☆29Mar 3, 2023Updated 3 years ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆23Apr 20, 2019Updated 7 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆34Jul 25, 2023Updated 3 years ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated last year
- A Python script to download Apple Music songs/music videos/albums/playlists/posts.☆11Mar 3, 2025Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆18Dec 3, 2021Updated 4 years ago
- ☆31Feb 22, 2024Updated 2 years ago
- VLSI Design of an 8 x 2 SRAM Array | Cadence Virtuoso☆12Feb 10, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A variant of Tinyhttpd.☆12Jan 30, 2026Updated 9 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆102Mar 19, 2026Updated 7 months ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 6 months ago
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- ☆61Apr 8, 2024Updated 2 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Verilog interface for HC-SR04 Ultrasonic Ranging Module☆10Aug 3, 2023Updated 3 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 7 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- A button blinky for stm32 which doesn't use RAM and fits under 50 bytes.☆13Sep 7, 2025Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- coursera code☆13Jun 27, 2013Updated 13 years ago
- ☆14Nov 13, 2022Updated 3 years ago
- Projects with Software Defined Radio (SDR) for Computer Networks Class☆17Dec 1, 2020Updated 5 years ago