acoimbramendes / uart_RTL_to_GDSIIView external linksLinks
Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.
☆16May 28, 2021Updated 4 years ago
Alternatives and similar repositories for uart_RTL_to_GDSII
Users that are interested in uart_RTL_to_GDSII are comparing it to the libraries listed below
Sorting:
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆57Jun 25, 2024Updated last year
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆10Feb 23, 2023Updated 2 years ago
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆12Mar 25, 2022Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- ☆11Nov 13, 2022Updated 3 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Dec 29, 2016Updated 9 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- General Purpose IO with APB4 interface☆14May 10, 2024Updated last year
- ☆10Nov 4, 2022Updated 3 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆13Jul 1, 2024Updated last year
- Official implementation of ECCV 2024 paper: "Event-based Mosaicing Bundle Adjustment"☆12Mar 12, 2025Updated 11 months ago
- ☆17Apr 7, 2022Updated 3 years ago
- Original DVS128 Gesture Dataset in PyTorch☆13Jun 6, 2023Updated 2 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Augmenting engineering workflows with Probabilistic Machine Learning☆10Aug 26, 2025Updated 5 months ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆27Nov 8, 2025Updated 3 months ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22May 24, 2025Updated 8 months ago
- Python bindings for openlava☆10Oct 24, 2019Updated 6 years ago
- Sum-Product Networks (SPNs) for Robust Automatic Speaker Identification.☆11Aug 30, 2020Updated 5 years ago
- Tensor Belief Propagation - algorithm for approximate inference in discrete graphical models☆12Feb 17, 2020Updated 5 years ago
- A Bitcoin mining ASIC☆12Dec 2, 2022Updated 3 years ago
- cadence flow for genus and innovus with UPF added.☆16Jul 3, 2021Updated 4 years ago
- ☆13Jul 10, 2024Updated last year
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆22Aug 31, 2025Updated 5 months ago
- 一些小的python脚本☆13Nov 13, 2025Updated 3 months ago
- Innovus backend scripts☆13Jun 20, 2022Updated 3 years ago
- ☆19Jun 1, 2025Updated 8 months ago
- Benchmarking tool for Ollama >=0.1.33 using the Ollama Python Library☆13May 7, 2024Updated last year
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago