HMC-ACE / hspiceParserLinks
A Python parser for hSpice output files and documentation of the hSpice output file format
☆18Updated 2 years ago
Alternatives and similar repositories for hspiceParser
Users that are interested in hspiceParser are comparing it to the libraries listed below
Sorting:
- Circuit Automatic Characterization Engine☆49Updated 4 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆36Updated 5 years ago
- LAYout with Gridded Objects☆28Updated 4 years ago
- Open Source PHY v2☆28Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆23Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- ☆35Updated 6 months ago
- Open source process design kit for 28nm open process☆57Updated last year
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆41Updated 2 months ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- BAG framework☆40Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 10 months ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated 2 weeks ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆41Updated 11 months ago
- Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit☆46Updated 5 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆20Updated 3 years ago
- ☆41Updated 3 years ago
- Running Python code in SystemVerilog☆69Updated this week
- Gm over Id methodology☆23Updated 3 years ago
- LAYout with Gridded Objects v2☆56Updated 4 months ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆28Updated 4 years ago
- ☆20Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open Analog Design Environment☆24Updated 2 years ago
- A 10bit SAR ADC in Sky130☆23Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago