kdurant / oc8051Links
download from opencores.org
☆13Updated 7 years ago
Alternatives and similar repositories for oc8051
Users that are interested in oc8051 are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆67Updated 7 years ago
- ☆14Updated 5 years ago
- turbo 8051☆29Updated 7 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆10Updated 7 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 6 years ago
- SEA-S7_gesture recognition☆16Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- 8051 core☆107Updated 10 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- Verilog Repository for GIT☆33Updated 4 years ago
- QSPI for SoC☆22Updated 5 years ago
- USB1.1 Host Controller + PHY☆14Updated 3 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆31Updated 7 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- ☆31Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆67Updated 2 years ago
- Verilog I2C Slave☆23Updated 10 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- Vivado project for the SP701 Imaging application project☆13Updated 5 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago