kdurant / oc8051
download from opencores.org
☆13Updated 6 years ago
Alternatives and similar repositories for oc8051:
Users that are interested in oc8051 are comparing it to the libraries listed below
- USB 2.0 Device IP Core☆55Updated 7 years ago
- ☆14Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- turbo 8051☆28Updated 7 years ago
- Simple mono FM Radio.☆46Updated 8 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- QSPI for SoC☆19Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆62Updated last year
- SEA-S7_gesture recognition☆15Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆50Updated 4 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆24Updated 6 years ago
- PulseRain FP51 MCU, with peripherals☆13Updated 6 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- USB1.1 Host Controller + PHY☆11Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆79Updated 5 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 8 years ago
- ☆28Updated 5 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Updated 6 years ago
- spi memory controller☆22Updated 8 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆66Updated 7 months ago
- Small (Q)SPI flash memory programmer in Verilog☆58Updated 2 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- Verilog I2C Slave☆23Updated 10 years ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- RTL for mipi serialize and deserialize☆11Updated 7 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆61Updated 2 years ago