kdurant / oc8051Links
download from opencores.org
☆15Updated 7 years ago
Alternatives and similar repositories for oc8051
Users that are interested in oc8051 are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆72Updated 8 years ago
- 8051 core☆109Updated 11 years ago
- ☆14Updated 6 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- turbo 8051☆29Updated 8 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- Verilog Repository for GIT☆34Updated 4 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆59Updated 10 months ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 11 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- USB Full Speed PHY☆48Updated 5 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 11 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- QSPI for SoC☆23Updated 6 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- SDIO Device Verilog Core☆23Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆67Updated 3 years ago
- ☆32Updated 6 years ago
- Basic USB-CDC device core (Verilog)☆82Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆15Updated 4 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- RTL for mipi serialize and deserialize☆11Updated 8 years ago