kdurant / oc8051
download from opencores.org
☆13Updated 6 years ago
Alternatives and similar repositories for oc8051:
Users that are interested in oc8051 are comparing it to the libraries listed below
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- turbo 8051☆29Updated 7 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- ☆14Updated 5 years ago
- QSPI for SoC☆22Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Simple mono FM Radio.☆47Updated 8 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- a simple FPGA xdma demo based Memblaze☆16Updated last year
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- 8051 core☆103Updated 10 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆31Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆63Updated 2 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆18Updated 10 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆47Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆18Updated last year
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago
- UART 16550 core☆34Updated 10 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- USB1.1 Host Controller + PHY☆13Updated 3 years ago
- minimal code to access ps DDR from PL☆19Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago