kdurant / oc8051Links
download from opencores.org
☆15Updated 7 years ago
Alternatives and similar repositories for oc8051
Users that are interested in oc8051 are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆71Updated 8 years ago
- 8051 core☆109Updated 11 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- ☆14Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- turbo 8051☆29Updated 8 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- QSPI for SoC☆23Updated 6 years ago
- ☆39Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆54Updated 3 weeks ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated 10 months ago
- ☆88Updated 8 years ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆128Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆65Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆59Updated 9 months ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- LicheeTang 蜂鸟E203 Core☆199Updated 6 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- OpenFPGA ICE40UP5K☆35Updated 5 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago