sdasgup3 / parallel-processor-designLinks
Super scalar Processor design
☆21Updated 10 years ago
Alternatives and similar repositories for parallel-processor-design
Users that are interested in parallel-processor-design are comparing it to the libraries listed below
Sorting:
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 5 months ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Implementation of a cache memory in verilog☆14Updated 7 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆33Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Yet Another RISC-V Implementation☆97Updated 11 months ago
- Clarvi simple RISC-V processor for teaching☆58Updated 8 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆37Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 8 months ago
- A Tiny Processor Core☆110Updated last month
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- ☆64Updated 4 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago