Super scalar Processor design
☆21Sep 7, 2014Updated 11 years ago
Alternatives and similar repositories for parallel-processor-design
Users that are interested in parallel-processor-design are comparing it to the libraries listed below
Sorting:
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 2 months ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆146Dec 2, 2019Updated 6 years ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆29May 1, 2021Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Gandr is a cross-platform bootloader project, intended to fill in the gap of a utopic bootloader.☆20Aug 13, 2015Updated 10 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 4 months ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Feb 10, 2026Updated 2 weeks ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- Continuum Dynamics Evaluation and Test Suite☆15Aug 29, 2017Updated 8 years ago
- Simple proxy app made with HTML, Css, Javascript. Get random free Http/Https proxies.☆12Aug 25, 2024Updated last year
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 6 years ago
- Perceptron-based branch predictor written in C++☆12Dec 14, 2016Updated 9 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Multum In Parvo Operating System is a cooperative multitasking RTOS designed for single-chip micro-controllers with severely limited RAM …☆11Jun 3, 2024Updated last year
- ☆11May 30, 2024Updated last year
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- dthreads: Efficient Deterministic Multithreading☆20Sep 24, 2015Updated 10 years ago
- Haskell book exercises - http://haskellbook.com/☆11Dec 26, 2018Updated 7 years ago
- ☆10Feb 27, 2020Updated 6 years ago
- ☆18Updated this week
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- USB host-controller driver for Raspberry Pi☆15Sep 23, 2014Updated 11 years ago
- A lightweight packet capture application☆12Oct 16, 2014Updated 11 years ago
- ☆10Nov 8, 2019Updated 6 years ago