Super scalar Processor design
☆21Sep 7, 2014Updated 11 years ago
Alternatives and similar repositories for parallel-processor-design
Users that are interested in parallel-processor-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆12Dec 26, 2020Updated 5 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 5 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆148Dec 2, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 6 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆31May 1, 2021Updated 4 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Jun 14, 2020Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- ☆12Feb 27, 2021Updated 5 years ago
- LRU-Cache-using-C☆13Mar 25, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Userspace Tos (and MiNT) emulator for Linux.☆11Feb 17, 2026Updated 2 months ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- A simple MIPS Simulator that can simulate execution in MIPS for a small subset of instructions under several restrictions☆10Sep 10, 2019Updated 6 years ago
- 68Kemu is a CPU emulator for Atari TOS/MiNT operating systems. It allows running standard 68000 software using an emulated 68000 CPU, whi…☆14Apr 9, 2016Updated 10 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆13Feb 10, 2026Updated 2 months ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated 4 months ago
- AUT的 C++ 课程。课程的 homework 质量很高，每个 homework 相互独立结构简单，有完善的单元测试，非常适合用来学习 C++ 的编程。☆24Jun 14, 2024Updated last year
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- Recursive unified ORAM☆16Sep 23, 2015Updated 10 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- mRNA☆27Mar 16, 2021Updated 5 years ago
- ☆15Mar 15, 2016Updated 10 years ago
- USB host-controller driver for Raspberry Pi☆15Sep 23, 2014Updated 11 years ago
- Computer Architecture UIUC SP 2018☆14May 4, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fork of sourceware's binutils-gdb with support for the m68k-atari-mint target.☆11Jul 9, 2025Updated 9 months ago
- Cycle accurate MC6502 compatible processor in Verilog.☆16Oct 11, 2021Updated 4 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- A compiler, assembler, and processor.☆24Feb 1, 2018Updated 8 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- A branch predictor simulator in C++ that tests 6 different types of branch predictors.☆13Apr 26, 2018Updated 8 years ago