Import and export IP-XACT XML register models
☆37Nov 5, 2025Updated 4 months ago
Alternatives and similar repositories for PeakRDL-ipxact
Users that are interested in PeakRDL-ipxact are comparing it to the libraries listed below
Sorting:
- Generate address space documentation HTML from compiled SystemRDL input☆61Jan 16, 2026Updated last month
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 3 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆75Dec 12, 2025Updated 2 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- SystemRDL 2.0 language compiler front-end☆271Feb 27, 2026Updated last week
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last month
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Dec 19, 2024Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Control and status register code generator toolchain☆177Feb 27, 2026Updated last week
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- ☆16May 10, 2019Updated 6 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- Python-based IP-XACT parser and utilities☆143Jun 13, 2024Updated last year
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Feb 23, 2026Updated last week
- Code for the second edition of Advanced UVM.☆32Jan 28, 2017Updated 9 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆247Feb 26, 2026Updated last week
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆33Apr 13, 2021Updated 4 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Python interface for cross-calling with HDL☆47Updated this week
- JSON lib in Systemverilog☆44Feb 23, 2022Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated 2 weeks ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- A utility for processing command line arguments☆16Dec 19, 2025Updated 2 months ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago