sjduan / LeHDCLinks
☆15Updated 7 months ago
Alternatives and similar repositories for LeHDC
Users that are interested in LeHDC are comparing it to the libraries listed below
Sorting:
- ☆29Updated 6 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 2 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆13Updated 6 months ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆18Updated last year
- ☆18Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆19Updated 6 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- ☆14Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆17Updated 9 months ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆20Updated last year
- Collection of kernel accelerators optimised for LLM execution☆25Updated 2 weeks ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 3 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆20Updated last year
- ☆35Updated 5 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆12Updated 7 months ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆33Updated this week
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated 2 years ago
- ☆19Updated 2 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 3 years ago
- ☆13Updated 7 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 7 months ago
- ☆17Updated 4 years ago