sjduan / LeHDCLinks
☆15Updated 9 months ago
Alternatives and similar repositories for LeHDC
Users that are interested in LeHDC are comparing it to the libraries listed below
Sorting:
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆16Updated 9 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 4 months ago
- ☆18Updated last year
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆13Updated 9 months ago
- ☆31Updated 8 months ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆20Updated 6 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- ☆41Updated last year
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Updated last year
- ☆20Updated 3 years ago
- From Pytorch model to C++ for Vitis HLS☆18Updated last week
- ☆17Updated 4 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- An energy simulation framework for BPTT-based SNN inference and training.☆17Updated 2 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 2 years ago
- ☆21Updated 3 years ago
- Code for Edge Learning Using a Fully Integrated Neuro-Inspired Memristor Chip☆17Updated 2 years ago
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆18Updated 11 months ago
- ☆18Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆23Updated last year
- Attentionlego☆12Updated last year
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆28Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago