☆15Mar 18, 2025Updated last year
Alternatives and similar repositories for LeHDC
Users that are interested in LeHDC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hyperdimensional computing for language recognition: Matlab and RTL implementations☆36Jan 28, 2017Updated 9 years ago
- How Do Adam and Training Strategies Help BNNs Optimization? In ICML 2021.☆60Jun 23, 2021Updated 4 years ago
- Official repository for the WACV2023 paper Hyperdimensional Feature Fusion for Out-of-Distribution Detection☆15Feb 26, 2023Updated 3 years ago
- The code of SpikingSSMs: Learning Long Sequences with Sparse and Parallel Spiking State Space Models☆23Mar 25, 2026Updated last month
- ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write …☆23May 30, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Torchhd is a Python library for Hyperdimensional Computing and Vector Symbolic Architectures☆372Jun 19, 2025Updated 10 months ago
- Collection of Hyperdimensional Computing Projects☆382Apr 9, 2022Updated 4 years ago
- ☆13May 10, 2018Updated 7 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- ☆23May 30, 2025Updated 11 months ago
- AdaSkip: Adaptive Sublayer Skipping for Accelerating Long-Context LLM Inference☆20Jan 24, 2025Updated last year
- ☆25Apr 23, 2026Updated last week
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆18Nov 18, 2024Updated last year
- Hyperdimensional Computing Library for building Vector-Symbolic Architectures in Python 3☆33Apr 15, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- a Computing In Memory emULATOR framework☆15May 19, 2024Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆27May 20, 2019Updated 6 years ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆31Jul 4, 2024Updated last year
- [ICML 2025] Retraining-Free Merging of Sparse MoE via Hierarchical Clustering☆25Oct 26, 2025Updated 6 months ago
- A framework to compare low-bit integer and float-point formats☆77Feb 6, 2026Updated 3 months ago
- Fully Hardware-Based Stochastic Neural Network☆22Jan 23, 2025Updated last year
- Burstable Cloud Scheduler☆17Jun 6, 2024Updated last year
- An EMG Gesture Recognition System with Flexible High-Density Sensors and Brain-Inspired High-Dimensional Classifier☆21Feb 8, 2018Updated 8 years ago
- Differentiable Weightless Neural Networks☆39Feb 2, 2026Updated 3 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A verilog implementation for Network-on-Chip☆83Feb 3, 2018Updated 8 years ago
- Collections of paper reviews in SEELab, related to IoT/HD/ML etc.☆34May 14, 2025Updated 11 months ago
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.☆18Mar 21, 2022Updated 4 years ago
- [NeurIPS 2023] ShiftAddViT: Mixture of Multiplication Primitives Towards Efficient Vision Transformer☆30Dec 6, 2023Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- ☆32Mar 31, 2025Updated last year
- [ICML 2024] Sparse Model Inversion: Efficient Inversion of Vision Transformers with Less Hallucination☆14Apr 29, 2025Updated last year
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A easy general acc.☆18Mar 22, 2021Updated 5 years ago
- Human Activity Recognition Project on UCI-HAR dataset. This model predicts human activities such as Walking, Walking_Upstairs, Walking_Do…☆19May 9, 2020Updated 5 years ago
- Research prototype of PRISM — a cost-efficient multi-LLM serving system with flexible time- and space-based GPU sharing.☆61Mar 17, 2026Updated last month
- ☆11Apr 5, 2023Updated 3 years ago
- (EuroSys'25) Towards VM Rescheduling Optimization Through Deep Reinforcement Learning☆24Mar 3, 2025Updated last year
- [CVPR 2025 Highlight] FIMA-Q: Post-Training Quantization for Vision Transformers by Fisher Information Matrix Approximation☆29Jun 16, 2025Updated 10 months ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago