sjduan / LeHDCLinks
☆14Updated 3 months ago
Alternatives and similar repositories for LeHDC
Users that are interested in LeHDC are comparing it to the libraries listed below
Sorting:
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆20Updated last year
- ☆18Updated last year
- ☆27Updated 3 months ago
- Open-source of MSD framework☆16Updated last year
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆33Updated 5 months ago
- ☆21Updated 2 years ago
- C++ code for HLS FPGA implementation of transformer☆17Updated 10 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- From Pytorch model to C++ for Vitis HLS☆17Updated last week
- Collection of kernel accelerators optimised for LLM execution☆19Updated 3 months ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- ☆18Updated 2 years ago
- ☆17Updated 4 years ago
- ☆18Updated 2 years ago
- ☆24Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- bitfusion verilog implementation☆10Updated 3 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆20Updated last year
- An FPGA Accelerator for Transformer Inference☆85Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 4 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆11Updated 3 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated 9 months ago
- ☆19Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago