sjduan / LeHDCLinks
☆15Updated 10 months ago
Alternatives and similar repositories for LeHDC
Users that are interested in LeHDC are comparing it to the libraries listed below
Sorting:
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆37Updated 5 months ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆16Updated 10 months ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆20Updated 6 years ago
- ☆32Updated 9 months ago
- Torch2Chip (MLSys, 2024)☆55Updated 9 months ago
- Simulator for LLM inference on an abstract 3D AIMC-based accelerator☆25Updated 4 months ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆14Updated 10 months ago
- ☆18Updated last year
- ☆20Updated 3 years ago
- C++ code for HLS FPGA implementation of transformer☆19Updated last year
- bitfusion verilog implementation☆12Updated 3 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- Open-source of MSD framework☆16Updated 2 years ago
- ☆19Updated 2 years ago
- From Pytorch model to C++ for Vitis HLS☆19Updated this week
- ViTALiTy (HPCA'23) Code Repository☆23Updated 2 years ago
- ☆35Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- ☆14Updated 3 years ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated 2 months ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆12Updated 2 years ago
- ☆17Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- ☆21Updated 3 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 4 years ago
- ☆11Updated 6 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆27Updated last year