☆40Apr 28, 2019Updated 6 years ago
Alternatives and similar repositories for OpenNoc
Users that are interested in OpenNoc are comparing it to the libraries listed below
Sorting:
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆145Mar 19, 2018Updated 7 years ago
- Network on Chip for MPSoC☆28Updated this week
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- ☆221Jun 25, 2025Updated 8 months ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- A harvard architecture CPU based on RISC-V.☆15Aug 25, 2023Updated 2 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- ☆48Aug 23, 2021Updated 4 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- ☆15Jun 27, 2024Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆63Dec 15, 2025Updated 2 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated last month
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- SoC design & prototyping☆16Jun 13, 2025Updated 8 months ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Apr 12, 2020Updated 5 years ago
- APB Logic☆24Feb 24, 2026Updated last week
- This is a myhdl test environment for the open-cores jpeg_encoder.☆18Oct 23, 2016Updated 9 years ago
- A reliable, real-time subsystem for the Carfield SoC☆19Dec 2, 2025Updated 3 months ago
- 🎞️ NoC router in Verilog with FIFO☆16Sep 1, 2022Updated 3 years ago
- ☆38Jun 3, 2024Updated last year