☆41Apr 28, 2019Updated 6 years ago
Alternatives and similar repositories for OpenNoc
Users that are interested in OpenNoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆147Mar 19, 2018Updated 8 years ago
- Network on Chip for MPSoC☆28Feb 28, 2026Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- 🎞️ NoC router in Verilog with FIFO☆16Sep 1, 2022Updated 3 years ago
- ☆224Jun 25, 2025Updated 9 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆63Dec 15, 2025Updated 3 months ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 6 months ago
- ☆38Jun 3, 2024Updated last year
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- ☆47Aug 23, 2021Updated 4 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆18Apr 12, 2020Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆25Dec 19, 2023Updated 2 years ago
- ☆61Aug 30, 2021Updated 4 years ago
- ☆83Oct 25, 2014Updated 11 years ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆25Aug 10, 2023Updated 2 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆19Apr 7, 2025Updated 11 months ago
- ☆20Aug 22, 2022Updated 3 years ago
- ☆15Jun 27, 2024Updated last year
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- APB Logic☆24Feb 24, 2026Updated last month
- ☆10Jan 25, 2023Updated 3 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago
- Tools for analyzing and browsing Tarmac instruction traces.☆81Feb 16, 2026Updated last month