☆43Apr 28, 2019Updated 7 years ago
Alternatives and similar repositories for OpenNoc
Users that are interested in OpenNoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A verilog implementation for Network-on-Chip☆87Feb 3, 2018Updated 8 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆156Mar 19, 2018Updated 8 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- Network on Chip for MPSoC☆29Aug 7, 2026Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆336Updated this week
- Network on Chip Implementation written in SytemVerilog☆211Aug 27, 2022Updated 4 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反 馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- ☆247Jun 25, 2025Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆67Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 14, 2026Updated 2 weeks ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- ☆48Aug 23, 2021Updated 5 years ago
- ☆15Aug 1, 2023Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆18Apr 12, 2020Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆27Apr 9, 2026Updated 4 months ago
- ☆61Aug 30, 2021Updated 5 years ago
- ☆38Jun 3, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repository describes two frameworks which can be used for pre-Silicon power side-channel analysis of digital circuit designs (i.e., …☆16Feb 16, 2022Updated 4 years ago
- ☆86Oct 25, 2014Updated 11 years ago
- A python parser for decoding arm aarch32 and aarch64 system registers☆26Mar 29, 2026Updated 5 months ago
- use two version gem5 to create spec2006 cpu simpoint & checkpoint☆16Oct 19, 2019Updated 6 years ago
- ☆21Nov 23, 2022Updated 3 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- 支持AXI总线协议的8k×8 SP SRAM☆28Mar 26, 2020Updated 6 years ago
- ☆19Aug 22, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- AXI总线连接器☆109Mar 26, 2020Updated 6 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- ☆15Jun 27, 2024Updated 2 years ago
- APB Logic☆29Aug 6, 2026Updated 3 weeks ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆28Jun 28, 2021Updated 5 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- Tools for analyzing and browsing Tarmac instruction traces.☆86Jun 5, 2026Updated 2 months ago