TheMightyDuckOfDoom / liberty74View external linksLinks
A Fully Open-Source Verilog-to-PCB Flow
☆26Jul 7, 2024Updated last year
Alternatives and similar repositories for liberty74
Users that are interested in liberty74 are comparing it to the libraries listed below
Sorting:
- Efabless mpw7 submission☆14May 6, 2024Updated last year
- Convert an image to a GDS format for inclusion in a zerotoasic project☆18Jun 16, 2022Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- PLL Designs on Skywater 130nm MPW☆23Dec 3, 2023Updated 2 years ago
- SAR ADC on tiny tapeout☆45Jan 29, 2025Updated last year
- ☆11Nov 17, 2025Updated 2 months ago
- Nix derivations for EDA tools☆11Nov 19, 2025Updated 2 months ago
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆16Updated this week
- ☆15Jun 22, 2023Updated 2 years ago
- Circuit Automatic Characterization Engine☆52Feb 7, 2025Updated last year
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- submission repository for efabless mpw6 shuttle☆31Jan 10, 2024Updated 2 years ago
- ☆16Jun 15, 2022Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Generic Process Design Kit for Gdsfactory☆21May 9, 2024Updated last year
- HDL development environment on Nix.☆26Oct 23, 2024Updated last year
- A configurable SRAM generator☆58Aug 19, 2025Updated 5 months ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- Tiny Tapeout project build tools + chip integration scripts☆30Updated this week
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆47Apr 20, 2024Updated last year
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated 10 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆50Sep 8, 2025Updated 5 months ago
- KLayout technology files for ASAP7 FinFET educational process☆24Feb 5, 2023Updated 3 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆28Jun 5, 2024Updated last year
- Open-source PDK version manager☆39Nov 25, 2025Updated 2 months ago
- Reinforcement learning assisted analog layout design flow.☆33Jul 29, 2024Updated last year
- Sipeed Tang Nano playground☆22Jan 6, 2020Updated 6 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆80Jan 28, 2026Updated 2 weeks ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated 11 months ago
- Arduino compatible Risc-V Based SOC☆160Jul 14, 2024Updated last year
- Online viewer of Xschem schematic files☆28Dec 14, 2025Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- RFIC Inductor Toolkit for ADS, Open Source Version☆64Aug 28, 2025Updated 5 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Nov 26, 2025Updated 2 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Mar 28, 2025Updated 10 months ago
- Parasitic Extraction for KLayout☆39Feb 3, 2026Updated last week
- Characterizer☆31Nov 19, 2025Updated 2 months ago