TheMightyDuckOfDoom / liberty74Links
A Fully Open-Source Verilog-to-PCB Flow
☆21Updated 11 months ago
Alternatives and similar repositories for liberty74
Users that are interested in liberty74 are comparing it to the libraries listed below
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated 2 weeks ago
- ☆35Updated 6 months ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 months ago
- ☆69Updated 9 months ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆26Updated 3 months ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 weeks ago
- Demo projects for various Kintex FPGA boards☆59Updated 2 weeks ago
- A Risc-V SoC for Tiny Tapeout☆18Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆18Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last week
- Portable HyperRAM controller☆55Updated 5 months ago
- An automatic clock gating utility☆48Updated last month
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 8 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- A pipelined RISC-V processor☆57Updated last year
- Master-thesis-final☆19Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- ☆36Updated 2 years ago