TheMightyDuckOfDoom / liberty74
A Fully Open-Source Verilog-to-PCB Flow
☆19Updated 7 months ago
Alternatives and similar repositories for liberty74:
Users that are interested in liberty74 are comparing it to the libraries listed below
- ☆33Updated 3 months ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated last week
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆54Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆65Updated 6 months ago
- A Risc-V SoC for Tiny Tapeout☆15Updated last week
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Wishbone interconnect utilities☆38Updated last week
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆43Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Master-thesis-final☆18Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- Demo projects for various Kintex FPGA boards☆50Updated 8 months ago
- FPGA examples on Google Colab☆19Updated 10 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆37Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- An automatic clock gating utility☆43Updated 7 months ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- A pipelined RISC-V processor☆50Updated last year
- ☆47Updated this week
- Re-coded Gowin GW1N primitives for Verilator use☆14Updated 2 years ago
- Flip flop setup, hold & metastability explorer tool☆32Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆41Updated this week