TheMightyDuckOfDoom / liberty74
A Fully Open-Source Verilog-to-PCB Flow
☆21Updated 8 months ago
Alternatives and similar repositories for liberty74:
Users that are interested in liberty74 are comparing it to the libraries listed below
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- ☆66Updated 7 months ago
- ☆33Updated 4 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆61Updated this week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆44Updated last year
- Fabric generator and CAD tools graphical frontend☆12Updated last year
- Re-coded Gowin GW1N primitives for Verilator use☆16Updated 2 years ago
- A Risc-V SoC for Tiny Tapeout☆15Updated 3 weeks ago
- Wishbone interconnect utilities☆39Updated last month
- ☆23Updated last year
- End-to-End Open-Source I2C GPIO Expander☆31Updated last week
- A compact, configurable RISC-V core☆11Updated last week
- Demo projects for various Kintex FPGA boards☆51Updated 10 months ago
- An automatic clock gating utility☆45Updated 8 months ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆32Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- A Python package for generating HDL wrappers and top modules for HDL sources☆32Updated last week
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- ☆13Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆36Updated 2 years ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- Characterizer☆21Updated 7 months ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 3 weeks ago
- Generate Zynq configurations without using the vendor GUI☆30Updated last year