TheMightyDuckOfDoom / liberty74
A Fully Open-Source Verilog-to-PCB Flow
☆14Updated 2 months ago
Related projects: ⓘ
- A set of rules and recommendations for analog and digital circuit designers.☆25Updated 7 months ago
- submission repository for efabless mpw6 shuttle☆30Updated 8 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated 6 months ago
- ☆31Updated last month
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆13Updated last month
- ☆25Updated this week
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆32Updated 3 months ago
- Efabless mpw7 submission☆13Updated 4 months ago
- ☆55Updated last month
- Characterizer☆19Updated 3 weeks ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆37Updated last month
- Analog and power building blocks for sky130 pdk☆19Updated 3 years ago
- PLL Designs on Skywater 130nm MPW☆19Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆34Updated last year
- Spicing up the first and only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples. https://www.chil…☆37Updated this week
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆24Updated this week
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- Generate Zynq configurations without using the vendor GUI☆29Updated last year
- Skywaters 130nm Klayout PDK☆16Updated 2 weeks ago
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆17Updated 3 years ago
- ☆35Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆18Updated 7 months ago
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆17Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆22Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆47Updated 3 weeks ago
- Online viewer of Xschem schematic files☆20Updated 2 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆45Updated 2 years ago
- An open-source 555 timer☆15Updated 3 weeks ago